

# Design of Hybrid SiC Varactor Driver Circuit using SiC MESFET

Master of Science Thesis in Master Degree Program Wireless and

**Photonics Engineering** 

# IMRAN KHAN

Microwave Electronics Laboratory Department of Microtechnology and Nanoscience - MC2 CHALMERS UNIVERSITY OF TECHNOLOGY Gothenburg, Sweden, 2012

Master Thesis

# Design of Hybrid SiC Varactor Driver Circuit using SiC MESFET

IMRAN KHAN



Examiner Hans Hjelmgren

Microwave Electronics Laboratory Department of Microtechnology and Nanoscience CHALMERS UNIVERSITY OF TECHNOLOGY Göteborg, Sweden, 2012

#### Design of Hybrid SiC Varactor Driver Circuit using SiC MESFET

Imran Khan

© Imran Khan, 2012.

Technical Report No. Microwave Electronics Laboratory Department of Microtechnology and Nanoscience - MC2 Chalmers University of Technology SE-412 96 Göteborg Sweden Phone: +46 (0) 31 772 1000 Design of Hybrid SiC varactor Driver Circuit using SiC MESFET Imran Khan Deparment of microtechnology and nanoscience MC2 Chalmers University of Technology

#### Abstract

The main challenge for mobile service providers is the exponential growth of the wireless data traffic and the increasing number of users. This challenge increases the complexity of radio base stations and power amplifiers. A lot of effort is done to increase the power amplifier efficiency, and dynamic load modulation is one of the successful techniques. A tunable matching network is used at the output to provide the optimum load for a specific output power. A varactor, voltage controlled capacitor, is used for the fast tuning of the matching network. In this thesis work a hybrid varactor driver circuit is designed and implemented to drive anti-series high power SiC Schottky varactors. These high power SiC varactors can provide a very high tuning ratio of 6:1 at a voltage swing of 60 V. Two types of varactor driver circuit configurations are simulated, implemented and compared in terms of important figure of merits like driver DC power consumption, driver bandwidth, anti-series varactor RF impedance, and driver linear static transfer function. In one configuration a high resistor is used for biasing the switching transistor and in the other configuration a gate to source connected MESFET is used for biasing the switching transistor. The designed driver circuit has average DC power consumption less than 1 W, isolation of driver and anti-series varactors less than -18 dB, driver speed above 3 MHz and driver output voltage from 2 to 50 V. The driver circuit configuration with two SiC MESFETs is faster ( $\geq 10$  MHz), but it has a steeper static transfer function as compared to the configuration with one SiC MESFET and a high resistor.

**Keywords:** Hybrid Varactor driver circuit, SiC MESFET, SiC Varactor, Transient analysis, Advanced Design System (ADS) simulation, MMIC.

# **Table of Contents**

Introduction	1
1.1 SiC MESFET	2
1.2 SiC Varactor	3
Devices characterization	5
2.1 SiC MESFET	5
2.1.1 IV Measurement	5
2.1.2 S-Parameter measurement	7
2.1.3 Advanced Design System Model	9
2.2 SiC Varactor	10
2.2.1 CV measurements	10
2.2.2 Advanced Design System Model	10
Varactor Driver Circuit Pre-Analysis	12
3.1 Varactor Driver Circuit Topology 1	12
3.1.1 Biasing Resistor ( <i>R<sub>in</sub></i> )	13
3.1.2 SiC MESFET Q2	14
3.1.3 Feed Network	14
3.1.4 Anti-series Varactors	15
3.2 Varactor Driver Circuit Topology 2	15
3.2 Transient Analysis in MATLAB and ADS	15
Hybrid Varactor Driver Circuit Design	18
4.1 Feed Network Design	18
4.2 Varactor Driver Circuit Simulation	24
4.3 Varactor Driver Circuit Results	26
4.3.1 Driver Results of Topology 1	27
4.3.2 Driver Results of Topology 2	30
4.4 Varactor Driver Layout	34
4.5 Realistic Control Signal Measurement	36
Conclusions and future work	42
Acknowledgements	43
References	44

# Notations

# Abbreviation

3rd Generation mobile communication
Advanced Design System
Capacitance versus Voltage
Direct Current
Dynamic Load Modulation
Long Term Evolution
Metal Semiconductor Field Effect Transistor
Monolithic Microwave Integrated Circuits
Power Amplifiers
Radio Frequency
Silicon Carbide

# Designations

r	
$V_{ds}$	Drain to source voltage V
$V_{gs}$	Gate to source voltage V
Ids	Drain current A
$g_{ds}$	Output conductance mS
gm_max	maximum transconductance mS
Vpinch	Pinch off voltage V
Isat	Saturated drain current A
$R_{ds}$	Output resistance $\Omega$
$C_{v}$	Varactor capacitance pF
$C_{max}$	Varactor maximum capacitance pF
$C_{min}$	Varactor minimum capacitance pF
$L_{f}$	Feed network inductor nH
$C_f$	Feed network capacitor pF
$R_{f}$	Feed network resistor $\Omega$
$P_{DC}$	Driver DC power consumption W
$V_{dd}$	Driver circuit bias voltage V
$V_d$	Driver output or varactor bias voltage V
С	Bias supply decoupling capacitor pF
$I_{Q1}$	Current through transistor Q1 A
$I_{Q2}$	Current through transistor Q2 A
$P_{DC_Q1}$	DC power consumption through transistor Q1 W
$P_{DC_Q2}$	DC power consumption through transistor Q2 W
P <sub>DC_ave</sub>	Average DC power consumption of varactor driver circuit W

# **Chapter 1**

### Introduction

In modern communication signals (3G, LTE and beyond) the power amplifier operates in back off state most of the time. For efficiency enhancement Dynamic Load Modulation (DLM) is used. It changes dynamically the output matching network of a Power Amplifier (PA) according to the incoming communication signal. The varactors based DLM is a fast technique that uses the varactors to dynamically change the load matching network of the PA. The varactor capacitance is controlled by a bias voltage. Figure 1 describes this principle of DLM.



Figure 1 DLM Transmitter Architecture [1]

Developing tunable matching network is important for DLM efficiency enhancement of PAs. The advantage of using varactor based tunable matching network is that it can tune very fast. An early work has been done to design the varactor based tunable matching network for DLM application [3]. The Micrometrics varactors that have a high tuning range with more than 80 V breakdown voltage were used in this work, but for biasing the varactors up to 80 V they used an external variable high voltage DC supply. In order to facilitate the biasing we need some DC to DC up convertor that can provide 60 V or even 80 V.

In this thesis work a DC to DC convertor or more specifically a driver circuit for varactors is developed. It takes a small voltage swing at the input and provides a high voltage swing of 60 V at the output for biasing the varactors. This high voltage swing will utilize the full tuning range of the varactors ( $C_{max}$  to  $C_{min}$ ) to tune the load matching network instantaneously for optimum impedance. A hybrid driver circuit for varactors is designed, fabricated and measured by using SiC varactor, SiC MESFETs and some passive elements. This will be used as a base for a future

integrated (SiC varactor and SiC MESFET) driver circuit implementation in an advanced SiC MMIC process. By using the same material (SiC) for both devices (SiC varactor and SiC MESFET), they can be integrated on the same MMIC chip. Two types of driver circuit configurations are presented in this work. In one configuration a high-value resistor is used for biasing the SiC MESFET switching transistor, and in the other a gate to source connected SiC MESFET (current source) is used for biasing the switching transistor. Both configurations will be explained in detail in the driver topology sections.

This thesis work is divided into five chapters. In chapter 1 an introduction to the varactor driver circuit, SiC MESFET, SiC varactor and some previous work in this field is discussed. In chapter 2 device characterizations of SiC MESFET and SiC varactor devices together with their models are explained. Chapter 3 explains the varactor driver circuit topology 1 and 2 together with some transient analysis to select the transistors size. Chapter 4 focuses on the hybrid varactor driver circuit design; feed network design, varactor driver circuit simulation and results for topology 1 and 2, varactor driver layout, and realistic control signal measurements. Finally, the comparison of varactor driver circuit topology 1 and 2, conclusion and future work will be explained in chapter 5.

### **1.1 SiC MESFET**

The SiC MESFETs [4] are high frequency power transistors fabricated in Chalmers clean room. The SiC material has high band gap, high electron saturation velocity and good thermal conductivity, which make these transistors suitable for high power and high frequency applications. This transistor is used in the driver circuit at a very low frequency  $\leq$  3 MHz), but it can sustain a very high voltage across drain to source (more than 100 volts) which makes it possible to get a high output voltage from the driver to the anti-series varactors.

Figure 2 shows the cross section of a standard SiC MESFET. It consists of a semiinsulating 4H-SiC substrate, a p buffer layer, an n channel layer, a high n doped cap layer, Ni ohmic contacts for source and drain, Ti/Pt/Au stack for Schottky gate, buried gate type structure and thermal oxide layer. The detail description about this type of device can be found in [4].



Figure 2 Schematic of standard SiC MESFET structure [4].

### 1.2 SiC Varactor

The SiC varactor [5] is a Schottky diode that operates in the reverse bias condition and behaves as a voltage controlled variable capacitor. The Schottky diode is a metal to semiconductor diode that has only one type of carriers (electrons), which makes it faster than the p-n junction diode. These SiC varactors are fabricated in Chalmers and developed for DLM applications. The typical specification of one of the available sizes of SiC varactors is given in Table 1 and figure 3 shows its C-V characteristics.

In order to get the full tuning range of these varactors from  $C_{min}$  to  $C_{max}$  (2.5 to 16 pF) a high voltage range (0 to 60 V) is required as shown in figure 3. The varactor driver circuit designed in this thesis work will provide this high voltage range to the varactors (at driver output) by using a small voltage range at the input of the varactor driver circuit.



Figure 3 CV plot of SiC Varactor [5].

Parameters	Values
Frequency	2 GHz
Size	7 Fingers
Length	400 µm
Width	5 µm
Width of Ohmic contacts	5-7 μm
Minimum capacitance $C_{min}$	3 pF
Maximum capacitance C <sub>max</sub>	16-18 pF
Vbias	0-60V

Table 1 SiC varactor size and specification.

# **Chapter 2**

### **Devices characterization**

#### 2.1 SiC MESFET

Based on measurements on different SiC MESFET sizes, batch 4 devices were selected due to their low gate to source pinch-off voltage (typically 12 V). The measured results and developed Advanced Design System (ADS) models of two different sizes of transistors,  $0.4 \times 400 \mu m^2$  and  $0.4 \times 1000 \mu m^2$ , will be provided in the following section. For the sake of simplicity the SiC MESFET of size  $0.4 \times 400 \mu m^2$  is denoted by symbol Q1 and  $0.4 \times 1000 \mu m^2$  by symbol Q2.

#### 2.1.1 IV Measurement

IV measurement values are extracted from the S-parameter measurement. Figure 4 and figure 5 show measured and simulated (ADS model) drain current ( $I_{ds}$ ) versus drain voltage ( $V_{ds}$ ) and drain current ( $I_{ds}$ ) versus gate voltage ( $V_{gs}$ ) of a batch 4 device with the size of 0.4×1000 µm<sup>2</sup> (Q2), respectively. The simulation results will be explained in the ADS model section below. This transistor has a maximum saturation current ( $I_{sat}$ ) of 280 mA at  $V_{gs}$ =0 V and a pinch of voltage ( $V_{pinch}$ ) of -12 V as shown in figure 4 and figure 5, respectively. The breakdown is more than 100 V.



Figure 4 Drain current ( $I_{ds}$ ) vs. drain voltage ( $V_{ds}$ ) for different gate voltages ( $V_{gs}$ = -14 to 0 V) of a batch 4 device of size 0.4×1000  $\mu$ m<sup>2</sup>. The plot indicates both the measured (red dots) and simulation (blue lines) results.



Figure 5 Drain current  $(I_{ds})$  vs. gate voltage  $(V_{gs})$  for different drain voltages  $(V_{ds} = 0 \text{ to } 40 \text{ V})$  of a batch 4 device of size  $0.4 \times 1000 \text{ }\mu\text{m}^2$ . The plot indicates both the measured (red dots) and simulation (blue lines) results.

Figure 6 and figure 7 show the IV measured and simulation (ADS model) results for a batch 4 device of size  $0.2 \times 400 \ \mu m^2$  (Q1). This device has the maximum saturation current of 115 mA and a pinch off voltage of -12 V with a breakdown voltage of more than 100V.



Figure 6 Drain current  $(I_{ds})$  vs. drain voltage  $(V_{ds})$  for different gate voltages  $(V_{gs}$ = -14 to 0 V) of a batch 4 device of size  $0.4 \times 400 \ \mu\text{m}^2$ . The plot indicates both the measured (red dots) and simulation (blue lines) results.



Figure 7 Drain current ( $I_{ds}$ ) vs. gate voltage ( $V_{gs}$ ) for different drain voltages ( $V_{ds} = 0$  to 40 V) of batch 4 device of size  $0.4 \times 400 \ \mu\text{m}^2$ . The plot indicates both the measured (red dots) and simulation (blue lines) results.

#### 2.1.2 S-Parameter measurement

S-parameter measurement is carried out using Agilent network analyzer. Figure 8 and figure 9 show measured and simulation (ADS model) plots for  $g_{ds}$  vs.  $V_{ds}$  for different  $V_{gs}$  values, for both device sizes. The most important device parameters extracted from measured S-parameters on both device sizes ( $0.4 \times 1000 \ \mu m^2$  and  $0.4 \times 400 \ \mu m^2$ ) are listed in table 2.



Figure 8 Output conductance  $(g_{ds})$  vs. drain voltage  $(V_{ds})$  for different gate voltages  $(V_{gs}$ = -14 to 0 V) of a batch 4 device of size  $0.4 \times 1000 \ \mu m^2$ . The plot indicates both the measured (red lines) and simulation (blue lines) results.



Figure 9 Output conductance  $(g_{ds})$  vs. drain voltage  $(V_{ds})$  for different gate voltages  $(V_{gs}$ = -14 to 0 V) of a batch 4 device of size 0.4×400 µm2. The plot indicates both the measured (red lines) and simulation (blue lines) results.

Table 2	List of important parameters	of SiC MESFET	for device	sizes	of 0.4×1000	$\mu m^2$	and
		$0.4 \times 400 \ \mu m^2$ .					

Parameters	Q2 (0.4×1000 μm <sup>2</sup> )	Q1 (0.4×400 µm <sup>2</sup> )
Maximum transconductance (gm_max)	35.34 mS	13.6 mS
<b>Drain current at</b> $V_{gs} = 0$ <b>V</b> ( <b>Ids_sat</b> )	273  mA (at $V_{ds} = 20 \text{ V}$ )	100  mA (at $V_{ds} = 20 \text{ V}$ )
<b>Drain current at</b> $V_{gs} \leq $ <b>Vpinch (Ids_off)</b>	$10 \text{ mA}$ (at $V_{ds} = 40 \text{ V}$ )	9 mA (at $V_{ds} = 40$ V)
Output conductance at $V_{gs} = 0V (gds_on)$	19 mS	51 mS
Output conductance at $V_{gs} \leq$ Vpinch (gds_off)	0.9 µS	0.27 μS
<b>Drain to source capacitance</b> $(C_{ds})$	0.27 pF	0.06 pF
Pinch off voltage (Vpinch)	-12 V	-12 V

#### 2.1.3 Advanced Design System Model

In order to carry out the transient analysis and simulation of the driver circuit in ADS, transistor models are developed for both Q1 and Q2. These devices are modelled using symbolically defined devices two ports (SDD2P) featured in ADS. Figure 10 shows the schematic of the transistor model. Different variables are used for Q1 and Q2. In order to compare the accuracy of the transistor models the measured and simulation results (IV and  $g_{ds}$  plot) of the models are plot together in the same figure. Figure 4, 5, and 8 above show  $I_{ds}$  vs.  $V_{ds}$ ,  $I_{ds}$  vs.  $V_{gs}$  and  $g_{ds}$  vs.  $V_{gs}$  for Q2, while figure 6, 7, and 9 show the same characteristics for Q1.



Figure 10 Schematic of SiC MESFET model. Different variables are used for Q1 and Q2.

It can be seen by comparing the measured and simulation plots (IV and  $g_{ds}$ ) in figures 4-9 that these models are just basic DC models that are developed specially for this project. Still though these DC models match the measured results fairly well and are good enough for the driver circuit transient simulation.

### 2.2 SiC Varactor

The high power SiC varactor [5] fabricated in-house (Chalmers University) is used in this project work. A varactor with 7 fingers is used in measurement, ADS modelling, and transient simulation of the driver circuit.

#### 2.2.1 CV measurements

CV measurement of 7 finger size of SiC varactor is carried out. Figure 11 shows the capacitance vs. bias voltage for both measured and model simulation results of a SiC varactor with 7 fingers. This varactor has a tuning ratio of 1: 5.3, and an anti-series varactors is used basically to increase the power handling.



Figure 11 Measured and simulated capacitance (Cv) vs. bias voltage  $(V_d)$  of SiC varactor with 7 fingers.

#### 2.2.2 Advanced Design System Model

An advanced ADS nonlinear model of a SiC varactor that is already available in house Chalmers is used in this work. Figure 12 shows the ADS schematic of this nonlinear model. Details about this nonlinear model can be found in [6]. The model accuracy can be seen in figure 11 above that shows that the measured and simulation results are perfect inline for a varactor size of 7 fingers.



Figure 12 Schematic of SiC varactor nonlinear model [5].

# Chapter 3

# **Varactor Driver Circuit Pre-Analysis**

In this section two types of varactor driver circuit topologies, topology 1 and topology 2, are discussed and a transient analysis is carried out in order to select the suitable device size among many available sizes. The important figures of merit related to the varactor driver circuit are DC power consumption, driver bandwidth, anti-series varactors RF impedance, and driver linear static transfer function. These figures of merit will be explained in the relevant sections. Table 3 lists the requirements of the varactor driver circuit and DLM specific application values.

Parameters	Values
<b>RF</b> Frequency	2 [GHz]
PA output peak power	100-120 [W]
Driver DC power consumption	≤1 [W]
Driver and anti-series varactors isolation	≤ -20 [dB]
Driver bandwidth (speed)	DC – 10 [MHz]
Anti-series varactors RF impedance change	Minimum
Varactor bias voltage	2-60 [V]
Driver static transfer function	Linear

Table 3 Varactor driver and DLM specific application parameter values.

### **3.1 Varactor Driver Circuit Topology 1**

The Varactor driver circuit topology 1 is shown in figure 13. It consists of four main parts, (1)  $R_{in}$ , (2) SiC MESFET, (3) Feed network, and (4) anti-series varactors. The circuit is described in a generalized form with given range of values depending on the application together with the specific component values that is used in this project work.



Figure 13 Varactor driver circuit topology using high resistor  $(R_{in})$ 

#### **3.1.1 Biasing Resistor** $(R_{in})$

A large resistor (1 k $\Omega$  to 3 k $\Omega$ ) is used to bias the transistor and varactors via a feed network. Depending on the value of applied bias voltage ( $V_{dd}$ ) the resistor  $R_{in}$  will define the drain current ( $I_{ds}$ ) flowing through the transistor Q2 and that in turns give the DC power consumption of the driver circuit. The  $R_{in}$  value together with the feed network component values will define the time constant or speed of the driver circuit. The speed of the driver means how fast the driver can fully charge and discharge the anti-series varactor. The driver speed and DC power consumption are inversely proportional. In this project work  $R_{in} = 1.8$  k $\Omega$  is used which will give us  $P_{DC}= 1$  W and a maximum driver speed of 3 MHz. The results are shown in the driver simulation and measurement sections.

#### 3.1.2 SIC MESFET Q2

The SiC MESFET ( $0.4 \times 1000 \ \mu m^2$ ) is used as a control device (non-linear) that will control the bias voltage of the anti-series varactors (Vc) at the output according to the input control signal provided at the gate as shown in figure 13 above. By sweeping the control signal from  $V_{gs} \leq Vpinch$  to  $V_{gs} = 0$  V a sweep of  $V_c$  from Vcmin to Vdd can be achieved. The Vcmin (typ 1 to 4 V) is obtained from the voltage division of  $R_{in}$  and  $R_{ds}$  (of Q2). Vc and  $V_{gs}$  are inversely proportional, and a DC sweep of  $V_c$  vs.  $V_{gs}$  will give us the driver static transfer function, which is required to be as linear as possible. These plots are provided in the driver simulation and measurement section. Figure 14 shows the IV plot of a SiC MESFET ( $0.4 \times 1000 \ \mu m^2$ ) together with a typical load line. Due to the high value of  $R_{in}$  the load line is flatter, which will give us a very high voltage gain at the output (drain to source) due to the small input voltage at the gate with small drain current ( $I_{ds}$ ).



Figure 14 Drain current  $(I_{ds})$  vs. drain voltage  $(V_{ds})$  and load line.

#### **3.1.3 Feed Network**

The feed network consists of inductor Lf and capacitor Cf together with a resistor Rf as shown in figure 13 above. Its function is to isolate the anti-series varactors from the driving transistors. This network will allow the DC or low frequency signal to pass from the transistor to the varactors and will block the RF signal leaking into the transistor. The passive component values of the feed network will modify the anti-series varactors RF impedance and also the speed of the driver circuit. The sweeps of Lf, Cf and Rf are performed and explained in the driver circuit simulation section and optimum values of 21 nH, 1 pF and 200  $\Omega$  are selected, respectively.

#### **3.1.4 Anti-series Varactors**

To get the high power handling anti-series varactors are used. The RF signal flows through the anti-series varactors and the hybrid driver circuit will provide the high bias voltage (Vc) at the junction as shown in figure 13 above.

#### 3.2 Varactor Driver Circuit Topology 2

Varactor driver circuit topology 2 is another alternative of driver circuit as shown in figure 15. The reason for using driver topology 2 is its higher speed as compared to topology 1, but it has a steeper driver static transfer function as compared to topology 1. A gate to source connected transistor Q1 is used instead of a high resistor  $R_{in}$ . Since  $V_{gs} = 0$  V transistor Q1 is conducting all the time. A small size of the transistor (Q1),  $1 \times 50 \ \mu\text{m}^2$  or  $2 \times 25 \ \mu\text{m}^2$ , will have *Isat* = 15 mA, and for sinusoidal input voltage at driver, driver average DC power consumption will be 0.35 W and 0.42 W for bias voltage  $V_{dd}$  of 50 V and 60 V, respectively. The small  $R_{ds}$  of Q1 as compared to  $R_{in}$  will make it faster, steeper driver static transfer function. The remaining components of driver topology 2 are similar to those of driver topology 1.



Figure 15 Varactor driver circuit topology using gate to source connected transistor Q1.

#### **3.2 Transient Analysis in MATLAB and ADS**

An initial transient analysis of the varactor driver circuit is carried out analytically in MATLAB and as a circuit in ADS in order to select the device sizes of the SiC MESFETs. In this

section the important results of the transient analysis are presented together with the selected device sizes of batch 4 SiC MESFET. These analyses are carried out for the varactor driver circuit of topology 2 as explained above. Figure 16 shows the maximum peak current  $I_{Q1_max}$  of transistor Q1 vs. width W of transistor Q1 of length 0.4 µm. The  $I_{Q1_max}$  is the saturation current of transistor Q1. In order to get a small DC power consumption  $P_{dc}$  of the driver we need smaller value of  $I_{Q1_max}$  and that in turns means smaller device. In this case we select a device of the size of  $0.4 \times 100 \text{ µm}^2$  as shown by the marker in figure 16, which is the smallest available size inhouse at Chalmers. In order to get  $P_{dc} \leq 1W$  a device of the size of  $0.4 \times 50 \text{ µm}^2$  should be used. Figure 17 shows the maximum driver output voltage  $V_{c_max}$  vs. width W of the transistor Q1 of length 0.4 µm. The device size W has a very small effect on the  $V_{c_max}$ .



Figure 16 Maximum peak current  $I_{QI_max}$  vs. width W of transistor Q1 0.4 µm long batch 4 SiC MESFET devices.



Figure 17 Maximum driver output voltage  $V_{c\_max}$  vs. width W of transistor Q1 0.4 µm long batch 4 SiC MESFET devices.

Figure 18 shows the minimum driver output voltage vs. width W of transistor Q2 of 0.4  $\mu$ m long device. In order to achieve the lowest value of  $V_{c\_min}$  we need as large device size as possible. The device of the size 0.4×1000  $\mu$ m<sup>2</sup> is selected as shown by the marker in figure 18.



Figure 18 Minimum driver output voltage  $V_{c\_min}$  vs. width W of transistor Q2 0.4 µm long batch 4 SiC MESFET devices.

# **Chapter 4**

# Hybrid Varactor Driver Circuit Design

In this section the hybrid driver circuit design is explained. Transient simulation of driver circuit is carried out in ADS using the SiC MESFET and varactor models together with the passive components of the feed network. Both types of driver circuit topologies, topology 1 and 2 explained in section 3.1 and 3.2 above, are simulated and their results are compared in terms of important figure of merits. The varactor driver circuit implementation in MMIC will have some limitation, which is also explained together with varactor driver layout.

### 4.1 Feed Network Design

S-parameter simulation of feed network and anti-series varactors is carried out in order to see the changes in input gamma, insertion loss of anti-series varactors and isolation relative to the feed parameters sweep ( $L_f$ ,  $C_f$  and  $R_f$ ). S-parameter simulation is carried out at a single frequency of 2 GHz, and four types of parameter sweeps  $L_f$ ,  $R_f$ ,  $C_f$  and  $V_d$  (varactors bias voltage) are used. Figure 19 show the schematic of real DC feed network ( $L_f$ ,  $R_f$  and  $C_f$ ) and anti-series varactors. Port 1 and 2 are connected to the anti-series varactors and port 3 is connected to the end of the feed network. S11 and S21 in dB will give us the input gamma and insertion loss of the anti-series varactors and the driver transistor. Figure 20 shows the schematic of anti-series varactors feeded with ideal DC feed. Port 4 and 5 are connected to the anti-series varactors and port 6 is connected to the end of the ideal DC feed.



Figure 19 Schematic of real DC feed and anti-series varactors.



Figure 20 Schematic of ideal DC feed and anti-series varactors.

In order to see the changes in input gamma and insertion loss of anti-series varactors due to feed network, the input gamma S44 (with ideal DC feed), S11 (with real DC feed) and insertion loss S54 (with ideal DC feed), S21 (with real DC feed) are shown in figure 21 and figure 22, respectively. Optimum values of feed network parameters ( $L_f=22$  nH,  $C_f=1$  pF and  $R_f=220 \Omega$ ) are used. It can be noticed from the figures that S11 and S44 have a very small difference and the same applies for S21 and S54.



Figure 21 Input gamma S11 (with real DC feed) and S44 (with ideal DC feed) of anti-series varactors at 2 GHz for  $V_d = 0$  to 60 V.



Figure 22 Insertion loss S21 (with real DC feed) and S54 (with ideal DC feed) of anti-series varactors at 2 GHz for  $V_d = 0$  to 60 V.

In order to select the optimum values of  $L_f$ ,  $C_f$  and  $R_f$  a parameter sweep is used at 2 GHz and  $V_d = 0$  to 60 V. Figure 23 shows the insertion loss S21 and isolation S31 vs.  $L_f$  parameter sweep (1-50 nH), whereas figure 24 shows anti-series varactors input gamma S11 vs.  $L_f$  at a frequency of 2 GHz and  $V_d=25$  V. The  $L_f=22$  nH is selected as a compromise between S21, S31,

and S11. Further increasing the value of  $L_f$  beyond 22 nH will make the time constant of the feed network very large and that means a slow driver speed, which is not desirable. A higher  $L_f$  value is unpractical to be used later in MMIC implementation.



Figure 23 Insertion loss S21 and isolation S31 vs.  $L_f$  (1 to 50 nH) at frequency of 2 GHz and  $V_d$  of 25 V.



Figure 24 Input gamma S11 of anti-series varactors vs.  $L_f(1 \text{ to } 50 \text{ nH})$  at frequency of 2 GHz and  $V_d$  of 25V

Figure 25 shows the insertion loss S21 and isolation S31 vs.  $C_f$  parameter sweep (1-30 pF), and figure 26 shows anti-series varactors input gamma S11 vs.  $C_f$  at frequency of 2 GHz and  $V_d = 25$  V. It can be noticed from the figures that  $C_f$  has a small effect on S21 and S11, but more effect on S31. The  $C_f=1$  pF values is selected because S31= -18.9 dB is enough for isolation and by increasing its value more than 1 pF will make the time constant of the feed network very large and that means a slow driver speed.



Figure 25 Insertion loss S21 and isolation S31 vs.  $C_f$  (1 to 30 pF) at frequency of 2 GHz and  $V_d$  of 25 V.



Figure 26 Input gamma S11 of anti-series varactors vs.  $C_f(1 \text{ to } 30 \text{ pF})$  at frequency of 2 GHz and  $V_d$  of 25 V

Finally, figure 27 shows the S21 and S31 vs.  $R_f$  parameter sweep (5-500  $\Omega$ ), and figure 28 shows S11 vs.  $R_f$  at a frequency of 2 GHz and  $V_d = 25$  V. Optimum value of  $R_f = 220 \Omega$  is selected as a compromise between S21, S31 and S11.



Figure 27 Insertion loss S21 and isolation S31 vs.  $R_f(5 \text{ to } 500 \Omega)$  at frequency of 2 GHz and  $V_d$  of 25 V.



Figure 28 Input gamma S11 of anti-series varactors vs.  $R_f(5 \text{ to } 500 \Omega)$  at a frequency of 2 GHz and  $V_d$  of 25V.

### 4.2 Varactor Driver Circuit Simulation

Transient simulation of both driver circuit topology 1 and topology 2 are carried out in ADS. Figure 29 shows the ADS schematic of varactor driver circuit topology 1. A high value resistor  $R_{in}$  of 1.8 k $\Omega$  is used for biasing the transistor Q2 (ADS model). The  $L_f$ ,  $R_f$  and,  $C_f$  together make the feed network. The driver output voltage  $V_c$  feeds two anti-series varactor (ADS models) and their opposite ends are terminated with two 50 $\Omega$  terminations to provide the ground for the opposite end of the varactors. Due to a maximum available DC supply of 50 V during measurement, a bias voltage  $V_{dd}$  = 50 V is used instead of 60 V to match the simulation and measured results. A DC bias voltage  $V_{dd}$  = 50 V is applied to the drain of the transistor via  $R_{in}$  and a decoupling capacitor C=100 nF is used near DC supply voltage. A sinusoidal input voltage of DC level -8 V and amplitude of 7.3 V is applied at the input gate of the transistor. Transient simulation is carried out of the circuit and initial conditions are used for the reactive components.



Figure 29 Schematic of varactor driver circuit topology 1.

Figure 30 shows the schematic of the varactor driver circuit of topology 2. In this schematic  $R_{in}$  is replaced by a gate to source connected SiC MESFET Q1 that is used for biasing the circuit. Q1 will act like a current source that will provide the current to the circuit and due to its nonlinear  $R_{ds}$  the overall driver static transfer function will be more nonlinear than topology 1. The remaining components of driver circuit topology 2 are connected in the same way as in driver circuit topology 1.



Figure 30 Schematic of varactor driver circuit topology 2.

### 4.3 Varactor Driver Circuit Results

In this section the results of driver output voltage  $V_c$  vs. driver input voltage  $V_{in}$  for different frequencies, driver static transfer function, instantaneous current  $I_{Q1}$  (through  $R_{in}$  or Q1),  $I_{Q2}$  (through Q2), DC power consumption  $P_{DC}$ , and average DC power consumptions  $P_{DC}$  are are explained. In order to check the driver speed different frequency signals are applied at the input of the driver and driver output voltage  $V_c$  is observed. The driver output voltage  $V_c$  needs to reach the full swing between  $V_{cmin}$  (1 to 4 V) and  $V_{dd}$  in order to drive the varactor full tuning range.

#### 4.3.1 Driver Results of Topology 1

Figures 31-33 show measured and simulated output voltage  $V_c$  together with driver input voltage  $V_{in}$  for frequencies of 50 kHz, 100 kHz and 1MHz, respectively. The difference between measured and simulated  $V_c$  is due to the transistor model. Simulated and measured  $g_{ds}$  of transistor Q2 do not perfectly match as explained in section 2.1.2. It can be observed from figure 33 that the driver output voltage  $V_c$  can reach maximum value of 46.7 V at a frequency of 1 MHz and this is the maximum speed of the varactor driver circuit.



Figure 31 Measured and simulated driver output voltage  $V_c$  together with driver input voltage  $V_{in}$  at a frequency of 50 kHz of driver circuit topology 1.



Figure 32 Driver output voltage  $V_c$  vs. Driver input voltage  $V_{in}$  measured and simulated results at a frequency of 100 kHz of driver circuit topology 1.



Figure 33 Driver output voltage  $V_c$  vs. Driver input voltage  $V_{in}$  measured and simulated results at a frequency of 1 MHz of driver circuit topology 1.

Figure 34 shows measured and simulated driver static transfer function for topology 1. The differences between measured and simulated results are due to not exactly correct modelling

of output conductance  $g_{ds}$  of transistor Q2. It can be noticed from figure 34 that the driver output voltage  $V_c$  drop from 50 to 0 V buy changing the driver input voltage  $V_{in}$  from -15 to -5 V (10 V difference), which gives a multiplication factor of 5 (Approx). The driver static transfer function is nonlinear and making it more linear will be an improvement of the varactor driver circuit.



Figure 34 Measured and simulated varactor driver static transfer function of topology 1.

Figure 35 (a) and (b) show the simulation results of instantaneous current  $I_{Q1}$ , Voltage  $V_{Rin}$ , DC power  $P_{dc\_Rin}$  and current  $I_{Q2}$ , voltage  $V_{Q2}$  and DC power  $P_{dc\_Q2}$  of resistor  $R_{in}$  and transistor Q2 respectively. Table 4 shows the measured and simulated average drain to source current  $I_{ds\_ave}$  and average DC power consumption  $P_{dc\_ave}$  of driver circuit topology 1. The  $P_{dc\_ave}$  = 0.7 W is less than the requirement of 1 W.



Figure 35 (a) Instantaneous current  $I_{Q1}$ , voltage  $V_{Rin}$  and DC power  $P_{dc_Rin}$  of resistor  $R_{in}$  (b) Instantaneous Current  $I_{Q2}$ , Voltage  $V_{Q2}$  and DC power  $P_{dc_Q2}$  of transistor Q2. The frequency of the input signal is 1 MHz.

Table 4 Simulation and measured average drain to source current  $I_{ds\_ave}$  and DC power consumption  $P_{dc\_ave}$  at bias voltage  $V_d = 50$  V of topology 1.

Parameters	Simulation Results	Measured results
Bias voltage $V_d$	50 V	50 V
Average drain to source current $I_{ds ave}$	13.5 mA	14 mA
Average DC power consumption <i>P</i> <sub>dc_ave</sub>	0.67 W	0.7 W

#### 4.3.2 Driver Results of Topology 2

Figure 36-38 show the measured and simulated results of driver output voltage  $V_c$  vs. driver input voltage  $V_{in}$  at frequency of 1, 5, and 10 MHz, respectively. The differences between measured and simulated results are due to not exactly correct modeling of output conductance  $g_{ds}$  of both of the transistors Q1 and Q2. Figure 38 shows  $V_c$  and  $V_{in}$  at 10 MHz.Vc can reach 48 V at maximum and 8 V at minimum. The  $V_{cmin}$ = 8 V can be compensated by an offset at the varactors' opposite ends instead of grounding. The driver results of topology 2 shows that it is faster and can reach a maximum driver speed of 10 MHz as compare to the driver results of topology 1 in section 4.3.1.



Figure 36 Measured and simulated driver output voltage  $V_c$  together with driver input voltage  $V_{in}$  at a frequency of 1 MHz of driver circuit topology 2.



Figure 37 Driver output voltage  $V_c$  vs. driver input voltage  $V_{in}$  measured and simulated results at a frequency of 5 MHz of driver circuit topology 2.



Figure 38 Driver output voltage  $V_c$  vs. driver input voltage  $V_{in}$  measured and simulated results at a frequency of 10 MHz of driver circuit topology 2.

Figure 39 shows measured and simulated driver static transfer function for topology 2. The differences between measured and simulated results are due modelling error of  $g_{ds}$  of both of the transistors Q1 and Q2. The static driver transfer function of topology 2 is steeper as compared to the driver static transfer function of topology 1 in section 4.3.1, and this is the disadvantage of using this topology for varactor driver circuit.



Figure 39 Measured and simulated varactor driver static transfer function of topology 2.

Figure 40 (a) shows the simulation results of instantaneous current  $I_{Q1}$ , Voltage  $V_{Q1}$ , DC power  $P_{dc_Q1}$ , current  $I_{Q2}$ , voltage  $V_{Q2}$ , and DC power  $P_{dc_Q2}$  of transistor Q1, whereas figure 40 (b) shows the same characteristics for transistor Q2. Table 5 shows the measured and simulated average drain to source current  $I_{ds_ave}$  and average DC power consumption  $P_{dc_ave}$  of driver circuit topology 2. The  $P_{dc_ave} = 2$  W is more than the requirement of 1 W. This higher DC power consumption problem can be solved by using the transistor Q1 of the size of  $1 \times 50 \mu m^2$  or  $2 \times 25 \mu m^2$  in driver circuit topology 2. In that case we will achieve the average drain to source current  $I_{ds_ave} = 15$  mA and average DC power consumption  $P_{dc_ave} = 0.75$  W less than the requirement of 1 W. Currently we used in this project work the transistor Q1 of the size  $1 \times 200 \mu m^2$  due to minimum available size of batch 4 devices.



Figure 40 (a) Simulated instantaneous current IQ1, voltage VQ1 and DC power  $P_{dc_Q1}$  of transistor Q1, (b) instantaneous current IQ2, voltage VQ2 and DC power  $P_{dc_Q2}$  of transistor Q2. Simulations were performed at 1 MHz.

Table 5 Simulation and measured average drain to source current  $I_{ds\_ave}$  and DC power consumption  $P_{dc\_ave}$  at bias voltage  $V_d = 50$  V of topology 2.

Parameters	Simulation Results	Measured results
Bias voltage	50 V	50 V
$V_{dd}$		
Average drain to source	40 mA	55 mA
current <i>I</i> <sub>ds_ave</sub>		
Average DC power	2 W	2.75 W
consumption <i>P</i> <sub>dc ave</sub>		

### 4.4 Varactor Driver Layout

Figure 41 shows the varactor driver circuit layout for both topology 1 and 2. Three ports are connected as shown for bias voltage  $V_{dd}$ , input voltage  $V_{in}$  and output voltage  $V_c$ . The high resistor  $R_{in}$  and transistor Q1 will provide two parallel paths between  $V_{dd}$  and the circuit and an external copper foil is used to connect either the transistor Q1 or high resistor  $R_{in}$  to the bias voltage  $V_{dd}$ .



Figure 41 Layout of varactor driver circuit for both topology 1 and 2.

The varactor driver circuit is implemented in hybrid circuit using FR4 substrate of 1.5 mm thickness as shown in figure 42 below. Diced SiC MESFET are mounted on the fixture and wire bonded to the transmission line as shown in the zoom pictures of figure 42. The driver circuit size is  $27 \times 33 \text{ mm}^2$ .



# 4.5 Realistic Control Signal Measurement

Realistic control signal measurement is carried out for the driver circuit of topology 1 using oscilloscope and DC power supply. Driver circuit is loaded with a real DLM circuit as shown in figure 43 below and a real control signal that is already programed for high efficiency power amplifier in DLM application [7] is applied to the driver input and driver output voltage is observed through oscilloscope.



Figure 43 Varactor driver circuit topology 1 is loaded with a real DLM circuit.

Realistic control signal of 0.384 MHz and 4 MHz at a sampling frequency of 100 Msamples/s is used for the measurements. Figure 44 and 45 shows the driver input and output voltage at different samples for realistic control signal of 0.384 MHz bandwidth respectively. Figure 46 shows the expected and measured output voltage. It can be noticed that for 0.384 MHz bandwidth control signal the measured output voltage follow the expected output voltage correctly.



Figure 44 Varactor driver topology 1 input voltage vs. number of samples for realistic control signal of 0.384 MHz bandwidth.



Figure 45 Varactor driver topology 1 driver output voltage vs. number of samples for realistic control signal of 0.384 MHz bandwidth



Figure 46 Expected and measured driver output voltage at 0.384 MHz bandwidth control signal.

Figure 47 and 48 shows the varactor driver topology 1 input and output voltage for realistic control signal of 4 MHz bandwidth respectively. Figure 49 shows the varactor driver topology 1 expected and measured output voltage for 4 MHz bandwidth control signal. It can be noticed that the measured output voltage did not follow the expected output voltage because of the driver speed (bandwidth) limitation. The maximum speed of the varactor driver topology 1 is 1 MHz. However the varactor driver topology 2 can achieve speed of 10 MHz.



Figure 47 Varactor driver topology 1 input voltage vs. number of samples for realistic control signal of 4 MHz bandwidth.



Figure 48 Varactor driver topology 1 driver output voltage vs. number of samples for realistic control signal of 4 MHz bandwidth.



Figure 49 Expected and measured varactor driver topology 1 output voltage at 4 MHz bandwidth control signal.

# Chapter 5

# **Conclusions and future work**

In this thesis work a varactor driver circuit is designed and implemented with two types of topologies. The varactor driver maximum bandwidth (speed) of 1 MHz can be achieved with topology 1 and 10 MHz with topology 2. Varactor driver topology 1 is slower as compare to topology 2 because of a high resistor value  $R_{in}$  (1.8 k $\Omega$ ). The varactor driver circuit topology 2 has a steeper static transfer function as compare to topology 1, which means that a high range of driver output voltage can be changed by small change in driver input voltage. It is concluded that the varactor driver circuit topology 2 is better than topology 1 in terms of speed and static transfer function. However, topology 2 has a DC power consumption around 2 W whereas topology 1 only consumes 0.7 W which is less than the project requirement of 1 W. However, with a smaller size on the SiC MESFET Q1 ( $0.4 \times 50 \ \mu m^2$ ) in varactor driver circuit topology 2 a DC power consumption of less than 1 W can be achieved, but with a bit slower driver speed.

As future work on this project more advance SiC MESFET models can be used to reduce the error between simulated and measured results of the varactor driver circuit. The maximum inductance of a MMIC inductor is 10 nH, which is a limitation in a MMIC implementation. A smaller inductor (10 nH) can be used by sacrificing the isolation between the anti-series varactors and the driver transistors (SiC MESFET). Finally a co-integrated version of a varactor driver circuit can be implemented in an advanced SiC MMIC process in the future.

# Acknowledgements

I would like to express my gratitude to the people below for the completion of this project work.

First I would like to thank my examiner Associate professor Hans Hjelmgren and my supervisors Christer Andersson and Nicklas Ejebjörk for providing me the opportunity to work on this project. I am grateful for their valuable guidance, continuous support and excellent supervisions.

I have special thanks to Mustafa Özen for helping me with the measurements and layout of the printed circuit board. I would like to thank Olle Axelsson and Mattias Thorsell for their help in the project work whenever I needed. I appreciate their voluntary support.

My heartiest thanks to MEL staff for providing me social, friendly and educational environment throughout the project work.

I am thankful to my parents and friends for their encouragement and guidance throughout my educational life.

Finally, I am thankful to ALLAH for giving me the strength and ability to complete this project work.

# References

- [1] F. Raab, "High efficiency linear amplification by dynamic load modulation," *IEEE MTT-S int. Microw. Symp. Dig.*, jan.2003, pp.1717-1720
- [2] F. Lepine, R. Jos, and H.Zirath, "A load modulated high efficiency power Amplifier," Proc. 36<sup>th</sup> Eur. Microw. Conf., Sep. 2006, pp.411-414.
- [3] H. M. Nemati, C. Fager, U. Gustavsson, H. Zirath, "Design of varactor-based tunable matching networks for dynamic load modulation of high power amplifiers," *IEEE Trans. Microwave Theory and Techniques*, vol. 57, no. 5, May 2009.
- [4] H. Hjelmgren, et. al., "Electro-thermal simulations of a microwave 4H-SiC MESFET on high purity semi-insulating substrate", *Solid-State Electronics*, vol. 51 (2007) pp. 1144-1152
- [5] C.M. Andersson, N. Ejebjörk, A. Henry, S. Andersson, E. Janzen, H. Zirath, and N. Rosman, "A SiC varactor with large effective tuning range for microwave power applications", *IEEE Electron Device Letters*, vol. 32 no. 6 (2011) pp. 788-790
- [6] C.M. Andersson, M. Thorsell and N. Rosman, "Nonlinear Characterization of Varactors for Tunable Networks by Active Source-Pull and Load-Pull", *IEEE Electron Device Letters*, vol. 59 no. 7 (2011) pp. 1753-1760
- [7] M. Özen, C. M. Andersson, Thomas Eriksson, M. Acar, R. Jos, and C. Fager, "High Efficiency RF Pulsewidth Modulation of Class-E Power Amplifiers," *IEEE Transactions* on Microwave Theory and Techniques, vol.59, no.11, pp.2931-2942, Nov. 2011
- [8] Steve C. Cripps, Advanced techniques in RF power amplifier design, Artec House, 2002
- [9] Guillermo Gonzalez, *Microwave Transistor Amplifier Analysis and Design*, Prentic Hall, 1997

														$\sum$						
														4						

CHALMERS UNIVERSITY OF TECHNOLOGY SE-412 96 Göteborg, Sweden Phone: +46 (0) 31 772 10 00 Web: www.chalmers.se