



Construction of an Inductive Charging Station for an Electric Go Kart

Master of Science Thesis

CHRISTIAN EKMAN CARL PETERSSON

Department of Energy and Environment Division of Electric Power Engineering CHALMERS UNIVERSITY OF TECHNOLOGY Göteborg, Sweden 2014

Construction of an Inductive Charging Station for an Electric Go Kart

CHRISTIAN EKMAN CARL PETERSSON

Department of Energy and Environment Division of Electric Power Engineering CHALMERS UNIVERSITY OF TECHNOLOGY Göteborg, Sweden 2014 Construction of an Inductive Charging Station for an Electric Go Kart CHRISTIAN EKMAN CARL PETERSSON

© CHRISTIAN EKMAN CARL PETERSSON, 2014

Department of Energy and Environment Division of Electric Power Engineering Chalmers University of Technology SE–412 96 Göteborg Sweden Telephone +46 (0)31–772 1000

Cover: Inductive power transfer from a sending coil to an electric vehicle.

Chalmers Bibliotek, Reproservice Göteborg, Sweden 2014 Construction of an Inductive Charging Station for an Electric Go Kart CHRISTIAN EKMAN CARL PETERSSON Department of Energy and Environment Division of Electric Power Engineering Chalmers University of Technology

Abstract

An inductive charging station has been designed, constructed and is operational. It is able to transfer roughly 500W to the receiving side with a peak efficiency of approximately 85%. The system was fed with a voltage between 24 to 63V from a Direct Current (dc) supply. Then, it converted the dc voltage to a high frequency Alternating Current (ac) voltage. The ac voltage was fed to the coils which transferred the energy to the receiving side and to the resonance circuit. The conversion from ac to dc was made with the body diodes in the transistors.

Index Terms: Inductive charging, inverter, active rectification, rectifier, magnetic coils, resonance.

Acknowledgements

We want start by thanking QRTECH as a company for having us there and for providing financial aid and support in all our endeavors. A special thanks also goes to Robert Karlsson at Chalmers University of Technology for his advice regarding coil design. We would also like to express our gratitude to everyone at QRTECH for their invaluable guidance, enthusiastic encouragement and for so generously giving their time when needed. Lastly, we want to express our appreciation to our advisor at QRTECH, Niclas Rasmussen, and our examiner, Torbjörn Thiringer, for their constructive suggestions and useful critique.

Carl & Christian Göteborg, Sweden, 2014

Abbreviations

ADC	Analog-to-Digital Converter		
CRC	Cyclic Redundancy Check		
EDA	Electronic Design Automation		
EMC	Electromagnetic Compatibility		
ESR	Equivalent Series Resistance		
IPT	Inductive Power Transfer		
JTAG	Joint Test Action Group		
KCL	Kirchoff's Current Law		
KVL	Kirchoff's Voltage Law		
LF	Low Frequency		
MCU	Microcontroller Unit		
MOSFET	Metal Oxide Semiconductor Field Effect Transis-		
	tor		
РСВ	Printed Circuit Board		
RMS	Root Mean Square		
SPI	Serial Peripheral Interface		
VLF	Very Low Frequency		
ZVS	Zero-Voltage Switching		
Q factor	Quality factor		
ac	Alternating Current		
dc	Direct Current		
eCAP	Enhanced Capture		
ePWM	Enhanced Pulse Width Modulator		

Nomenclature

С	[F]	Capacitance	
L	[H]	Inductance	
L_{12}	[H]	The mutual inductance between coils 1 and 2	
MMF	[A-t]	Magnetomotive force	
N_i		The number of turns of the coils where 1 denotes	
		the primary side coil and 2 denotes the secondary	
		side coil	
Р	[W]	Active power	
Q	[VAr]	Reactive power	
S	[VA]	Apparent power	
W_i		The coils in the magnetic circuit where 1 denotes	
		the primary side and 2 denotes the secondary side	
		symbol	
Ζ	$[\Omega]$	Impedance	
Φ	[Wb]	Magnetic flux	
Φ_{12}	[Wb]	The mutual flux between coils 1 and 2	
ω_0	[rad/s]	The angular frequency at which the imaginary	
		part of an impedance is zero	
\mathbf{S}_i	$[m^2]$	The surface of the coil where 1 denotes the pri-	
		mary side coil and 2 denotes the secondary side	
		coil	
\vec{B}	[T]	Magnetic flux density	
$ec{E}$	[V/m]	Electric field	
f_0	[Hz]	The frequency at which the imaginary part of an	
		impedance is zero	
i	[A]	Electric current	
k		The magnetic coupling between two coils	
k_f		The coupling factor between two coils	
V	[V]	Voltage	

Contents

Abbreviations v			
No	omeno	clature	vii
1	Intr	oduction	1
	1.1	Background	1
	1.2	Aim	2
	1.3	Problem	2
	1.4	Scope	3
	1.5	Method	3
	1.6	Requirement Specification	4
2	The	ory	5
	2.1	Induction	5
		2.1.1 Coupling Factor	6
	2.2	Resonance	7
		2.2.1 Topologies	7
		2.2.2 Compensation	8
		2.2.3 Q Factor	9
		2.2.4 Maximum Power Transfer	11
	2.3	The Skin Effect	11
		2.3.1 Litz Wire	13
	2.4	Magnetism	14
		2.4.1 Varieties of Magnetism	14
	2.5	Power Electronics	15
		2.5.1 dc/ac Conversion	15
		2.5.2 Active Rectification	16
3	Sim	ulations	21
	3.1	Simulation of Coils	21
	3.2	Simulation of Rectifier	23

	3.3	Results	24
	3.4	Simulation Errors	27
4	Syste	em Design	29
	4.1	Coils and Resonance Circuit	29
		4.1.1 Resonance Circuit	31
	4.2	dc/dc Converters	32
		4.2.1 Switched dc/dc Converter (15V)	33
		4.2.2 Switched dc/dc Converter (3.3V and 1.9V)	35
		4.2.3 Linear dc/dc converter $(3.3V)$	36
		4.2.4 Linear dc/dc converter $(1.9V)$	37
	4.3	MCU	38
		4.3.1 Clock Configuration	38
		4.3.2 ADC Reference	39
		433 ITAG	39
	4.4	Radio Communication Circuit	40
	4 5	Gate Driver	41
	4.6	Decoupling Capacitors	43
	47	PCB Lavout	43
	4 8	H Bridge	44
	1.0	4.8.1 Inverter	44
		4.8.2 Rectifier	44
	49	Measurements	45
	т.)	4.9.1 Current Measurement	46
		4.9.2 dc Voltage Measurement	48
		4.9.3 ac Voltage Measurement	40 40
	1 10	Software Implementation	50
	- .10	4 10.1 Primary Side	50
		4.10.2 Secondary Side	50
	4.11	Setup	52
_			
5	Anal	lysis .	55
	5.1	Coils and Resonance Circuits	55
		5.1.1 Offset in X and Y Evaluation	55
		5.1.2 Air Gap Evaluation	57
	5.2	Inductance Measurement	58
	5.3	Winding Resistance Measurement	50
6	Disc	ussion	63
7	Con	clusion	65

References		68
Appendix A	C Code for the Primary Side	69
Appendix B	C Code for the Secondary Side	77

Chapter 1

Introduction

This report covers the theory, simulations, design, construction and evaluation of an inductive charging station for an electric go kart which was provided by QRTECH at which this master's thesis was conducted.

1.1 Background

The climate is changing due to emissions of greenhouse gases in to the atmosphere. The change in the climate will cause more frequent and severe droughts, floods and storms along with several other environmental problems [1, 2]. The transportation sector emitts large amounts of greenhouse gases. In 2011 the transportation sector emitted 28% of the total greenhouse gas emissions in the United States. Only electricity production had higher greenhouse gas emissions (33% of the total amount) [3]. If electric vehicles were used, it would be possible to use energy sources which have lower greenhouse gas emissions. This would lower the emission of greenhouse gases from the transportation sector and thus hopefully lowering the total amount of greenhouses gases that are released into the atmosphere every year.

Electric vehicles suffer from some drawbacks compared with cars that have internal combustion engines. The recharge time can be long, the range per charge is often shorter than the range on one full tank and the electric vehicle is often more expensive than a comparable ordinary vehicle. These factors deter consumers from buying electric vehicles [4]. A way of making electric vehicles more appealing to the customers can be to use inductive charging. Inductive charging will make the charging procedure more convenient for the owner since the charging can start immediately after the vehicle has been parked and no cables are needed to charge the vehicle [5]. The inductive charging system can be electrically insulated since no galvanic contact is needed. This will minimise the risk of electric shocks.

1.2 Aim

The aim of the project is to design and construct an inductive charging station. It should be dimensioned for an electric go kart which is provided by QRTECH. The charging station should function in a lab environment.

1.3 Problem

The objective of this master's thesis is to design and construct an inductive charging station dimensioned for an electric go kart. An overview of the charging system is illustrated in Figure 1.1.



Figure 1.1: Layout of the inductive charging system.

The charging system includes power electronics, resonance circuits and coils. The power electronics will include an inverter and one synchronous rectifier. However, the synchronous rectifier will be designed to simplify future development of the charger and not for direct implementation. Instead, the body diodes of the transistors chosen for the synchronous rectifier will be used for rectification.

The inverter will provide an output which operates at the resonance frequency - 10 to 100kHz (Very Low Frequency (VLF) to Low Frequency (LF) band) - of both the sending and receiving side. The synchronous rectifier will be constructed using transistors as switches in the hope of achieving a higher efficiency than if rectification is handled by diodes. In order to ensure a smooth output dc voltage for the battery, a smoothing circuit consisting of a series inductor and parallel capacitors will be connected to the output of the rectifier on the sending side.

The resonance circuits will consist of the inductive coils and capacitors connected in parallel to the coils on the secondary side. The coils and capacitors will allow for resonance to be achieved as the receiving side of the charging system in principle will be a parallel resonance circuit.

The coils will be designed and constructed in such a way that they provide the correct voltage and power according to the specifications of the batteries on the electric go kart.

The design of the coils will be taken from a previous bachelor's thesis at Chalmers University of Technology and a conference paper from the University of Auckland.

1.4 Scope

The work will focus mainly on the design and construction of the power electronic converters needed on the receiving and sending side of the system. Dynamic charging - charging while driving - will not be considered.

In the design and construction of the power electronics, general system design, designing the Printed Circuit Board (PCB), programming the Microcontroller Unit (MCU), mounting the components and troubleshooting will be included. Requirements on Electromagnetic Compatibility (EMC) will not be considered.

The coils needed on the sending side and receiving side will be constructed based on an already existing solution, there will be little work done to optimize the coils, the main effort on the coils will be to manufacture them.

The project will be focused on the technical aspects. This means that the health effects from the electromagnetic waves will not be considered. Neither will the economic or environmental aspects of the project.

1.5 Method

The coils will be simulated using MATLAB/Simulink in order to form a basis of comparison for the wireless transfer of power (induction) that the coils will provide. The simulation will be performed using a model for a transformer as this is fundamentally the same object as the coils used for the wireless power transfer. The simulation will also serve to familiarize both of the team members to the concept of inductive charging.

The design of the system will include the layout of the system and what type and value of components that should be used.

Electronic Design Automation (EDA) software will be used for the design of circuit boards for the power electronics before adding components and soldering. The switch control of the transistors and the other functions of the MCU will be programmed using the programming language C.

The construction will take place in a lab environment and will be done by trial and error. This means that the evaluation and improvement of the system will occur simultaneously in parallel to the construction taking place.

1.6 Requirement Specification

Each battery cell has a maximum voltage level of 3.65V and the battery pack consists of two parallel connected groups of 15 battery cells in series. This means that the maximum voltage of the entire battery pack is $15 \cdot 3.65V = 54.75V \approx 55V$. The maximum charge current for the battery pack is 9A. This means that the maximum power transfer needed is $55V \cdot 9A = 495W$ on the receiving side. The efficiency target for the charger has been set to 90%. However, in order to leave some margin the sending side will be designed to be able to transfer enough power for an 80% efficiency. This would mean a sending side power of $495W/0.8 = 618.75W \approx 620W$.

Chapter 2

Theory

This chapter covers the theory involved in wireless transfer of power by means of induction. It includes both the physical means by which the transfer occurs but also ways to optimize the process.

2.1 Induction

When there is a current I_1 flowing through a closed coil W_1 there will also be a corresponding magnetic flux Φ_1 . If a second coil, W_2 , is placed in the vicinity of coil W_1 a part of the flux Φ_1 will also flow through the secondary coil W_2 . The part of the flux that flows through both coils is denoted as Φ_{12} . This is the mutual flux of the coils. Faraday's law of induction states that the mutual flux will induce a current in the secondary coil. It is defined as

$$\nabla \times \vec{E} = -\frac{\partial \vec{B}}{\partial t} \tag{2.1}$$

where \vec{E} is the electric field and \vec{B} is the magnetic flux density [6, 7]. The mutual flux flowing through the surfaces of both coils can be formulated as

$$\Phi_{12} = \int_{\mathbf{S}_2} \vec{B_1} \, \mathrm{d}s_2 \tag{2.2}$$

where S_2 is the surface of the secondary coil W_2 and $\vec{B_1}$ is the magnetic flux density from the primary coil W_1 [6, 7]. Figure 2.1 illustrates what happens when there are two coils which transfer electric power through induction.



Figure 2.1: Illustration of the coils of an inductive power transfer system.

From the mutual flux given in (2.2) it is now possible to express the mutual inductance L_{12} between the two coils as

$$L_{12} = \frac{\Phi_{12}}{I_1} \tag{2.3}$$

where I_1 is the primary side current.

2.1.1 Coupling Factor

The magnetic coupling between the primary and secondary coil forms the basis for the inductive power transfer. It is generally defined as

$$k = \frac{L_{12}}{\sqrt{L_1 L_2}}$$
(2.4)

where L_1 is the self-inductance of the primary coil and L_2 is the self-inductance of the secondary coil. However, in Inductive Power Transfer (IPT) systems the secondary coil typically covers a smaller area than the primary coil. This makes it difficult to know the distribution of the flux in the primary coil in particular. Since L_1 refers to the selfinductance of the entire primary coil the calculated coupling coefficient will be quite small in comparison to the actual coupling that is achieved since most of the primary coil might not be coupled with the secondary coil [8]. The coupling factor k_f for IPT systems can instead be expressed as

$$k_f = N_2 \frac{L_{12}}{L_2} \tag{2.5}$$

where N_2 is the number of turns of the secondary coil [8].

2.2 Resonance

An alternating current flowing through an electric circuit will typically have a power transfer that containts both a real and imaginary part. The vector sum of the real and imaginary part is called the apparent power, *S*, and can be written as

$$S = P + jQ \tag{2.6}$$

where P is the active power - the real part - and Q is the reactive power - the imaginary part. For a certain frequency - the resonance frequency - the apparent power S will be equal to the active power P and the reactive power Q will be zero. Resonance occurs when the following happens. When the electric field in the capacitor dissipates the capacitor discharges through the inductor. This creates a magnetic field that stores the energy being fed into the inductor. The inductor then discharges current to the capacitor when the magnetic field dissipates. Thus, the capacitor is charged again and energy is stored in the electric field of the capacitor. This cycle will continue to repeat itself as long as the resonance frequency is maintained in the circuit. When this pendulum-like effect occurs the reactive power produced by the capacitor is equal to the reactive power consumed by the inductor and therefore the net reactive power in the circuit is zero.

2.2.1 Topologies

The two most basic resonance circuits can be seen in Figure 2.2. They are the series and parallel resonance circuits [7, 9].



Figure 2.2: Series and parallel resonance circuits.

Both the series and parallel resonance circuit experience resonance when $\omega L = \frac{1}{\omega C}$ which means that the resonance frequency for both types of circuit can be described as

$$\omega_0 = \frac{1}{\sqrt{LC}} \implies f_0 = \frac{1}{2\pi\sqrt{LC}} \tag{2.7}$$

where ω_0 is the resonance frequency in rad/s, f_0 is the resonance frequency in Hz, L is the inductance and C is the capacitance. The series resonance circuits is in resonance

when the series impedance is minimized while the parallel resonance circuits resonates when the parallel impedance is maximized [7, 9, 10].

Compensation 2.2.2

In order to achieve resonance at least one capacitor and one inductor is needed. As shown in Section 2.2.1 this typically results in either series or parallel resonance circuits. Both the series and parallel compensation connections are shown in Figure 2.3 referred to the secondary side [8, 10].



(a) Series Compensation

(b) Parallel Compensation

Figure 2.3: Series and parallel compensation on the secondary side.

The series and parallel compensation connections referred to the primary side can be seen in Figure 2.4.



Figure 2.4: Series and parallel compensation on the primary side.

 Z_S represents the total impedance of the secondary side, Z_2 , as seen from the primary side. Z₂ is seen differently from the primary side depending on if the secondary side is

series or parallel compensated. In the case when the secondary side is series compensated Z can be represented as

$$Z_{S} = \frac{\omega_{0}^{2} L_{12}^{2}}{R_{Load}}$$
(2.8)

and in the case when the secondary side is parallel compensated Z can be represented as

$$Z_{S} = \frac{\omega_{0}^{2}L_{12}^{2}\left(R_{Load} - j\omega_{0}L_{2}\right)}{\omega_{0}^{2}L_{2}^{2}} = \frac{L_{12}^{2}R_{Load}}{L_{2}^{2}} - j\frac{\omega_{0}L_{12}^{2}}{L_{2}}$$
(2.9)

From (2.8) it can be seen that in the case where the secondary side is parallel compensated the primary side will experience a phase shift due to the imaginary part of Z. This needs to be taken into consideration when choosing the value of the compensation capacitance on the primary side as this phase shift cannot be corrected from the secondary side. This also holds true for the secondary side if the primary side happens to be parallel compensated as the primary side will introduce a phase shift on the secondary side in that case. The necessary capacitances to be able to achieve resonance are presented in Table 2.1 with these phase shifts accounted for [10].

Topology	Primary Side Compensation	Secondary Side Compensation
series-series	$C_1 = \frac{1}{\omega_0^2 L_1}$	$C_2 = \frac{1}{\omega_0^2 L_2}$
series-parallel	$C_1 = \frac{1}{\omega_0^2 \left(L_1 - \frac{L_{12}^2}{L_2} \right)}$	$C_2 = \frac{1}{\omega_0^2 L_2}$
parallel-series	$C_1 = \frac{1}{\omega_0^2 L_1}$	$C_2 = rac{1}{\omega_0^2 \left(L_2 - rac{L_{12}^2}{L_1} ight)}$
parallel-parallel	$C_1 = \frac{1}{\omega_0^2 \left(L_1 - \frac{L_{12}^2}{L_2} \right)}$	$C_2 = \frac{1}{\omega_0^2 \left(L_2 - \frac{L_{12}^2}{L_1} \right)}$

Table 2.1: The compensation needed to achieve resonance for different topologies.

It is also possible to design IPT systems having compensation on only one side.

2.2.3 Q Factor

The Quality factor (Q factor) of a resonance circuit describes the amount of gain and the bandwidth at which it resonates around the centred frequency - the resonance frequency - of the resonance circuit. A resonance circuit having a higher Q factor will have a larger gain (the resonant circuit will be less damped) but it will also only resonate around a small range of frequencies around the resonance frequency. Therefore, a higher Q factor

allows for high frequency stability as it will not interact with any frequencies other than the resonance frequency but it will also be difficult to tune as the input frequency needs to be precise in order for resonance to occur. This difference between resonance circuits with different Q factors is illustrated in Figure 2.5 [7, 9].



Figure 2.5: Difference in gain and frequency dependency with different Q factors.

In a series resonance circuit the Q factor can be expressed as

$$Q_{series} = \frac{\omega_0 L}{R} \tag{2.10}$$

and for parallel resonance circuits the Q factor is

$$Q_{parallel} = \frac{R}{\omega_0 L} \tag{2.11}$$

10

2.2.4 Maximum Power Transfer

The maximum power transfer in an IPT system can be related to the choice of frequency, Q factor and coupling factor. It can be expressed as

$$P_{Max} = \frac{\omega I_1^2 L_{12}^2 Q_2}{L_2} = \frac{\omega I_1^2 Q_2 k_f L_{12} N_1}{N_2}$$
(2.12)

where Q_2 is the Q factor of the secondary side [8].

2.3 The Skin Effect

When an alternating current is flowing through a conductor there will be a related magnetic field. The magnetic field will induce small currents in the conductor which in turn create their own magnetic fields [11]. This phenomenon is illustrated in Figure 2.6.



Figure 2.6: The induced eddy currents in a conductor that has an alternating current flowing through it.

The process of the eddy currents producing magnetic fields is described by Ampère's circuital law

$$\nabla \times \vec{B} = \mu_0 \left(\vec{J} + \varepsilon_0 \frac{\partial \vec{E}}{\partial t} \right)$$
(2.13)

11

where μ_0 is the permeability of vacuum, ε_0 is the permittivity of vacuum and \vec{J} is the current density [6, 7].

The induced magnetic fields due to the eddy currents in the conductor will in turn create an electric field due to Faraday's law as described by (2.1). This electric field will oppose any changes in the current intensity and force the electrons flowing in the conductor towards the outside of the conductor. This is what is called the skin effect. The consequence of the electrons being forced towards the outside of the conductor is that the tendency will be that the electrons only flow through a small part of the available area of the conductor, thus increasing the resistance. When the resistance is increased there will also be higher resistive losses [11]. Figure 2.7 shows the skin effect and the consequence it has on the current density in different parts of the conductor.



Figure 2.7: The skin effect and its consequences.

The skin depth δ is marked in Figure 2.7 which is the depth at which the current density has gone down by a factor of e^{-1} which is approximately equal to a decrease of 63% in current density. The skin depth can be approximated by

$$\delta = \sqrt{\frac{2\rho}{\omega\mu_r\mu_0}} \tag{2.14}$$

where ρ is the resistivity of the conductor, ω is the angular frequency and μ_r is the

relative permeability of the conductor [11]. The effect on the current density caused by the skin effect can now be expressed in terms of the skin depth as

$$J(d) = J_{\rm S} \mathrm{e}^{-d/\delta} \tag{2.15}$$

where J(d) is the current density at distance d from the surface of the conductor and J_S is the current density at the surface of the conductor [11].

2.3.1 Litz Wire

As was mentioned in Section 2.3 the skin effect contributes to higher resistive losses. There are, however, several ways of lessening the skin effect. One common method is by using litz wire instead of regular conductors. Litz wire consists of many strands of wire with small radii which are galvanically insulated from each other. The effect of replacing the regular conductors with litz wire is that since the strands have small radii the skin depth is usually comparably large. Since the radii of the strands are relatively small in comparison to the skin depth (at which the current density is decreased by 63%) the skin effect does not have as much impact. Figure 2.8 shows a representation of why litz wire reduces the skin effect.



Figure 2.8: Litz wire in comparison to skin depth.

Figure 2.8 is drawn so that the ratio between the radius of the conductor and the skin depth is 50/200 which means that the skin effect only reduces the current density in the middle of the conductor by

$$\Delta J = \left(1 - e^{-50/200}\right) \cdot 100\% \approx 22.1\%$$
(2.16)

13

as given by (2.15). Compared to a regular conductor where the skin effect might easily reduce the current density by more than 63% at the centre of the conductor the reduction can be considered to be quite small.

2.4 Magnetism

Magnetism has two main causes. The first one is the orbital motion of electrons around the nuclei of atoms. They form small current loops which according to Ampère's law create a magnetic field and thus contribute a magnetic moment. The second source of magnetism is the spin (angular momentum) of electrons which is responsible for the majority of the magnetic moment of materials. For most materials the magnetic moment contributions are cancelled out due to electrons spinning in different directions or moving in opposite directions around the nuclei. However, there are some materials which have larger magnetic moments [7].

2.4.1 Varieties of Magnetism

There are different types of magnetism. The most common types are diamagnetism, paramagnetism and ferromagnetism [6, 7].

Diamagnetic materials have relative permeabilities slightly below 1 and are the kinds of materials which are slightly repelled in the presence of a magnet. These do not act as permanent magnets and only get weakly induced magnetic moments when an external magnetic field is applied. Some examples of diamagnetic materials are copper, silver and gold [6, 7].

Paramagnetic materials have relative permeabilities slightly above 1 and are the kind of materials which are slightly attracted in the presence of a magnet. These do act as permanent magnets but this effect is small and need to compete with thermal motion in order for the magnetic moments to keep aligned. These materials will also only get a weak induced magnetic moment when an external magnetic field is applied. Some examples of paramagnetic materials are aluminium, magnesium and titanium [6, 7].

Ferromagnetic materials have relative permeabilities which are far greater than 1. These are ideal for IPT purposes as the high permeabilities make it possible to direct the magnetic flux as wished. The kind of ferromagnetic materials that are particularly interesting for IPT systems are called ferrites. There are two types of ferrite materials - soft ferrite and hard ferrite. The main difference is that the magnetization of soft ferrite can change direction easily without much losses. Hard ferrites on the other hand have a high capacity to resist reversing the direction of the magnetization (coercivity). An example of uses for hard ferrite materials is as refrigerator magnets. However, for IPT purposes soft ferrites are preferred due to the high switching frequencies involved as soft ferrites have lower losses in situations which require high frequencies. The resistivity

for ferromagnetic materials is also high which limits the amount of current flowing through the material. Some examples of ferromagnetic materials are iron, cobalt and nickel [6, 7, 12, 13].

2.5 Power Electronics

The power electronics needed for an IPT system to function is an inverter on the primary side which converts the dc from the power supply to an ac in order to transfer power through the coils using the resonance frequency. A rectifier is then needed on the secondary side in order to convert the ac current from the coils to a dc current that can be fed to the battery.

2.5.1 dc/ac Conversion

Figure 2.9 illustrates a typical full-bridge inverter circuit.



Figure 2.9: Layout of a full-bridge inverter circuit.

The full-bridge inverter would - in IPT systems - have a resonance circuit connected to the output. The passive components that make up the resonance circuit, inductances and capacitances, are what allows for zero-current switching which is preferable to minimize switching losses in the transistors. The resonance circuit can operate in the four quadrants shown in Figure 2.10.

When the resonance circuit operates in Q_1 the transistors T_1 and T_4 conduct. The current is moving from the positive leg of the input through T_1 onwards through the

resonance circuit. The current then moves back towards the inverter and through T_4 back to the input again through the negative leg.

The positive current through the inductor and capacitor will charge the capacitor and the voltage will eventually become greater than the input voltage. The current then starts reversing direction and go back through the positive leg of the input instead.



Figure 2.10: Layout of a full-bridge inverter circuit.

When this reversal of current direction occurs the transistors T_1 and T_4 are switched off and T_2 and T_3 are turned on. The inductor and capacitor in the resonance circuit now operate in Q_4 and the capacitor discharges through the inductor. The voltage over the capacitor now becomes negative and the resonance circuit operates in Q_3 .

Now that the capacitor is negatively charged the voltage will eventually become greater than the input voltage again. The current starts reversing direction from negative to positive and go back through the negative leg of the input. The transistors T_2 and T_3 are turned off and T_1 and T_4 are turned on when the current switches direction. The capacitor is now discharging to the input and the resonance circuit operates in Q_2 .

When the capacitor is discharging with a positive current moving from it the voltage will also start reversing polarity. When the voltage goes from negative to positive over the capacitor the resonance circuit switches from operating in Q_2 to operating in Q_1 . This cycle will keep repeating itself until the power supply is turned off.

2.5.2 Active Rectification

Active rectification (aka synchronous rectification) works the same way as passive rectification. The main difference is that instead of using diodes for the rectification process active components - such as transistors - are used. Figure 2.11 shows a typical active rectification circuit.



Figure 2.11: Layout of a synchronous rectifier circuit.

The active rectification circuit can - like the resonance circuit in Section 2.5.1 - typically operate in the four quadrants shown in Figure 2.12.



Figure 2.12: The four quadrants in which the rectifier can operate.

When the rectifier operates in quadrant 1 the transistors T_1 and T_4 conduct. The current

will then flow from the upper leg of the power supply upwards through T_1 , through the load and then upwards through T_4 and back to the power supply through the lower leg.

When the voltage goes from positive to negative the inductance L will continue to force a positive current through the transistors. During this time the rectifier operates in quadrant 2. The negative voltage over the inductance will make the current approach zero at which time the transistors T_1 and T_4 are turned off and the transistors T_2 and T_3 are turned on.

When the input power operates in quadrant 3 the transistors T_2 and T_3 conduct. The current will then flow from the lower leg of the power supply, upwards through T_3 , through the load, and then upwards through T_2 and back to the power supply through the upper leg.

When the voltage goes from negative to positive the inductance L will continue to force a negative current through the transistors. During this time the rectifier operates in quadrant 4. The positive voltage over the inductance will make the current approach zero at which time the transistors T_2 and T_3 are turned off and the transistors T_1 and T_4 are turned on. Thus, the rectifier operates in quadrant 1 again and the cycle repeats itself.

To control the sequence of shifting between when T_1 and T_4 , and when T_2 and T_3 conduct, gate drive circuits are needed. Adding these circuits increases the complexity of the rectifier compared to a diode bridge rectifier. The reason why it is preferable to use an active rectifier instead of a passive rectifier despite the added complexity is illustrated by Figure 2.13.



Figure 2.13: Comparison of the power consumption of a diode and a Metal Oxide Semiconductor Field Effect Transistor (MOSFET) with the same Si area.

18

From Figure 2.13 a conclusion can be drawn that in the area to the left of the intersection between the two lines it is preferable to use a MOSFET and in the area to the right of the intersection it is preferable to use a diode. The reason behind this is that the diode has a voltage drop with a large offset and a steeper current-voltage slope (lower resistance) so the power consumption will scale approximately linearly with current as the variable. The MOSFET however is a non-linear component that has both a voltage drop (though smaller than the diode's) and an on-state resistance ($R_{ds,on}$). According to Ohm's law the on-state resistance will create further voltage drops based on the current that flows through it. This means that there is a limit where the current is high enough to make it less efficient than the diode. However, below this threshold current the MOSFET will have lower losses than the diode. The losses over the diode can be calculated as

$$P_{loss,diode} = V_{drop}I \tag{2.17}$$

while the losses for the MOSFET can be calculated as

$$P_{loss,\text{MOSFET}} = \left(V_{ds,on} + R_{ds,on} I_d \right) I_d \tag{2.18}$$

where $V_{ds,on}$ is the forward voltage drop over the transistor and I_d is the current flowing through the transistor.
Chapter 3 Simulations

The simulations have been performed in MATLAB/Simulink. This provides a basis of comparison for the real-world results acquired at the end of the master's thesis so as to be able to evaluate the results.

3.1 Simulation of Coils

The coils were modelled in MATLAB/Simulink by using the S-function block which allows the user to define the function it uses. The coils in an IPT system principally works similar to a transformer. The coils were modelled as the equivalent circuit of a transformer but without the iron loss resistance and with an added compensation capacitor as shown in Figure 3.1. The input signal to the S-function block is generated from several blocks in MATLAB/Simulink which creates a square wave signal with blanking time.



Figure 3.1: Equivalent circuit for the inductive charging station.

The components in Figure 3.1 are $L_{\lambda,S}$ and $L_{\lambda,R}$ which are the leakage inductances on the sending and receiving side, and $R_{cu,S}$ and $R_{cu,S}$ which are the copper resistances on the sending and receiving side. Also, L_M which is the magnetizing inductance and C which is the compensation capacitor. N_1 and N_2 in the figure denotes the number of turns on each side. Kirchoff's Voltage Law (KVL) can be used to describe the currents and voltages in the circuit from these components and the number of turns. Loop 1 which is shown by current i_1 in the figure yields the equation

$$0 = v_{in} - R_{cu,S}i_1 - L_{\lambda,S}\frac{di_1}{dt} - L_M\frac{d(i_1 - i_2)}{dt}$$
(3.1)

and loop 2 which is shown by current i_2 yields the equation

$$0 = L_M \frac{d(i_1 - i_2)}{dt} - \left(\frac{N_1}{N_2}\right)^2 R_{cu,R} i_2 - \left(\frac{N_1}{N_2}\right)^2 L_{\lambda R} \frac{di_2}{dt} - \frac{N_1}{N_2} v_c$$
(3.2)

The ideal transformer's input and output current are the same except for the scaling according to the turns ratio of the transformer. Therefore, the capacitor current can be expressed as

$$i_c = \frac{N_1}{N_2} i_2 - i_{out} = C \frac{\mathrm{d}v_c}{\mathrm{d}t}$$
 (3.3)

with which the derivative of the voltage can also be described. With these equations the relations between the currents and voltages can be described by state space matrices. Expressing 3.1, 3.2 and 3.3 in matrix form gives

$$\underbrace{\begin{bmatrix} v_{in} \\ 0 \\ i_{out} \end{bmatrix}}_{\mathbf{u}} = \underbrace{\begin{bmatrix} L_{\lambda S} + L_M & -L_M & 0 \\ L_M & -L_M - \left(\frac{N_1}{N_2}\right)^2 L_{\lambda R} & 0 \\ 0 & 0 & -C \end{bmatrix}}_{\mathbf{L}} \underbrace{\begin{bmatrix} \frac{di_1}{dt} \\ \frac{di_2}{dt} \\ \frac{dv_C}{dt} \end{bmatrix}}_{\mathbf{X}} + \underbrace{\begin{bmatrix} R_{cu,S} & 0 & 0 \\ 0 & -\left(\frac{N_1}{N_2}\right)^2 R_{cu,R} & -\frac{N_1}{N_2} \\ 0 & \frac{N_1}{N_2} & 0 \end{bmatrix}}_{\mathbf{R}} \underbrace{\begin{bmatrix} i_1 \\ i_2 \\ v_C \end{bmatrix}}_{\mathbf{X}}$$
(3.4)

which can be rearranged as

$$\dot{x} = L^{-1}u - L^{-1}Rx \tag{3.5}$$

This expression can be used in the S-function in MATLAB/Simulink to simulate the dynamics of the coils and compensation capacitor.

3.2 Simulation of Rectifier

The active rectifier and the smoothing circuit together with the resistive load were modelled as shown in Figure 3.2.



Figure 3.2: Equivalent circuit for the rectifier and battery.

The current through the inductor relates to the voltage over the inductor as

$$\frac{\mathrm{d}i_L}{\mathrm{d}t} = \frac{v_{rect} - v_C}{L} \tag{3.6}$$

where v_{rect} is the voltage from the rectifier bridge and v_C is the capacitor voltage. The voltage over the capacitor is calculated as

$$\frac{\mathrm{d}v_c}{\mathrm{d}t} = \frac{i_L - i_{load}}{C} \tag{3.7}$$

where i_L is the current through the inductor and i_{load} is the current through the resistive load. The current through the resistive load follows

$$i_{load} = \frac{v_C}{R_{load}} \tag{3.8}$$

where R_{load} is the resistance of the power resistor used as load. The input voltage to the rectifier bridge is the capacitor voltage from the equivalent circuit shown in Figure 3.1. The MOSFETs are modelled as resistances that switch between R_{on} and R_{off} . The different pair of MOSFETs turn on when $v_{in} \ge v_c$ or $v_{in} \le -v_c$ and turns off when $i_L = 0$.

3.3 Results

The measured parameters from the coils were given as input to the MATLAB/Simulink simulation. The first comparison is for an air gap of 5cm. The input voltage was 63V from the dc supply and the load on the receiving side was 6.9 Ω . The capacitance of the compensation capacitor had to be adjusted to 2.6 μ F compared with the 2 μ F used in the lab environment. The high frequency oscillations that can be seen at the zero crossings are probably caused by the reverse recovery charge in the transistors' body diodes. This is a phenomenon that occurs in real life but it has not been taken into account in the simulations. Therefore, the oscillations are present in the measurements but not in the simulations. The measurements from the case of a 5 cm air gap is shown in Figure 3.3 and the results from the simulation in Figure 3.4.



Figure 3.3: Measured voltage over the compensation capacitor, current in the secondary winding and the dc voltage over the load at an air gap of 5cm.

The dc power supply was set to 29V when measurements were taken for a 2 cm air gap. The load used was 6.9 Ω . The capacitance had to be adjusted from 2 μ F to 3.45 μ F to achieve the same results in the simulation as the measurements.

The dc power supply was set to 40V when measurements were taken for a 10 cm air gap. The load used was 6.9 Ω . The capacitor was adjusted to 2.225 μ F to achieve the highest possible output voltage. The output voltage in the simulation did not reach the same output voltage as in the measurement.



Figure 3.4: Simulated voltage over the compensation capacitor, current in the secondary winding and the dc voltage over the load at an air gap of 5cm.

The measurements from the 2 cm air gap are shown in Figure 3.5.



Figure 3.5: Measured voltage over the compensation capacitor, current in the secondary winding and the dc voltage over the load at an air gap of 2cm.



The results from the simulations can be seen in Figure 3.6.

Figure 3.6: Simulated voltage over the compensation capacitor, current in the secondary winding and the dc voltage over the load at an air gap of 2cm.

The measurements performed with a 10 cm air gap is shown in Figure 3.7.



Figure 3.7: Measured voltage over the compensation capacitor, current in the secondary winding and the dc voltage over the load at an air gap of 10cm.

The simulations of the 10 cm air gap power transfer can be seen in Figure 3.8.



Figure 3.8: Simulated voltage over the compensation capacitor, current in the secondary winding and the dc voltage over the load at an air gap of 10cm.

3.4 Simulation Errors

There may be multiple reasons that the simulations deviate slightly from the measurements. First, the components in the simulation circuit have been simplified and it is plausible that the measured parameters contain measurement errors. Secondly, the iron losses in the magnetic core have been neglected in the simulations. Thirdly, all circuit elements are considered to be ideal with no parasitic elements anywhere. Fourthly, the transformer model has also been simplified. For instance, there are no stray capacitances between the primary and secondary side. No stray capacitances due to the surroundings has been taken into account either. Lastly, the numerical solver will introduce numerical errors in the simulation as the step size cannot be set to an infinitesimal size. Setting a very fine step size causes the calculations to become very large and the simulations to take a very long time. Because of these constraints there will always be some numerical errors in the results from the simulations.

Chapter 4

System Design

A complete inductive charging system has been constructed for an electric go kart. This chapter covers the construction of the separate parts as well as the complete charging system and how it works.

4.1 Coils and Resonance Circuit

The coil design that was chosen is based on the design used in a conference paper from the University of Auckland and in a bachelor's thesis from Chalmers University of Technology [14, 15]. The design is illustrated in Figure 4.1 where the coils are wound around the narrow middle part. There are two parallel coils wound on each side.

The reason why this design was chosen is that it is smaller than most other commonly used designs while still maintaining a high efficiency. The working principle is as follows. The magnetic flux will flow from one end of the ferrites on the primary side to the corresponding end of the ferrites on the secondary side. The flux will then travel through the narrow path of ferrites to the other end of the ferrites on the secondary side. The magnetic flux will then proceed to travel through the air to the other end on the primary side back through the narrow path of ferrites on the primary side and back to the first end where it started. Since the air gap will be small in this case, the majority of the path the magnetic flux takes is therefore through the ferrite rather than the air; this is preferable since ferrites have a much higher permeability than air. Therefore, the magnetic reluctance for the path that the magnetic flux travels through is reduced. This is because the correlation between reluctance and permeability is

$$\mathscr{R} = \frac{l}{\mu_0 \mu_r A} \tag{4.1}$$

The ensuing reduction of magnetic reluctance will in turn increase the magnetic flux

according to

$$\Phi = \frac{MMF}{\mathscr{R}} \tag{4.2}$$

where *MMF* is the magnetomotive force.



Figure 4.1: The layout of the ferrites for the coils.

The actual coils are made out of litz wire. It was uncertain how high the current and voltage over the coils would be due to the resonance in the system. Therefore, a wide margin was set from the 9A the battery should be charged with, up to 100A RMS. Furthermore, it was assumed that the litz wire could withstand 4A/mm² without getting too hot. The area of litz wire needed is therefore

$$A = \frac{100A}{4A/mm^2} = 25mm^2$$
(4.3)

The area of the litz wire is 0.94mm². To obtain enough area to achieve sufficient cooling several wires were connected in parallel. The number of parallel wires needed can be calculated as

$$n = \frac{25 \text{mm}^2}{0.94 \text{mm}^2/\text{wire}} = 26.59... \approx 27 \text{wires}$$
 (4.4)

The height where the litz wire is wound has a 3 mm plastic plate and three ferrite plates, each with a height of 4.1 mm. The total height where the litz wire is wound is therefore

$$h = 3 + 4.1 \cdot 3 = 15.3 \,\mathrm{mm} \tag{4.5}$$

The width where the litz wire is wound is set by the width of the ferrite plates. There are two ferrite plates breadthways with a width of 28 mm each. The width where the litz wire is wound is therefore

$$w = 2 \cdot 28 = 56$$
mm (4.6)

The length needed to be able to accommodate four turns on both the primary and secondary side is calculated as

$$L_{4turns} = \frac{1}{0.6} \left(2 \cdot w + 2 \cdot h \right) \cdot 4turns \cdot 27 wires \tag{4.7}$$

where 0.6 is the margin chosen as it is impossible to pack the litz wire ideally; there will always be pockets of air. The result from the calculation is

$$L_{4turns} = \frac{1}{0.6} \left(2 \cdot 56 + 2 \cdot 15.3 \right) \cdot 4turns \cdot 27 wires = 25668 \text{mm} = 25.668 \text{m} \tag{4.8}$$

This is the length needed for one winding. However, there are two parallel windings on each side in the design and both a sending and receiving side. The total length of litz wire needed is therefore

$$L_{tot} = L_{4turns} \cdot 2windings \cdot 2sides = 102.672m \tag{4.9}$$

4.1.1 Resonance Circuit

The capacitance values for the resonance circuit was chosen in order to achieve resonance at a frequency of 49 kHz optimally placed with an airgap of 5 cm. The resonance circuit, seen in Figure 4.2 and Figure 4.3, was built using 18 1 μ F polypropylene film capacitors. Polypropylene film capacitors were chosen because it allows a high rate of change of the voltage. This was necessary since the resonance frequency needed to be on the order of tens of kilohertz. The resonance circuit was designed to be able to

withstand the highest amount of voltage and current that could be achieved with the available capacitors.



Figure 4.2: The configuration of the capacitors in the capacitor bank.

This resonance frequency was chosen because it achieved a higher efficiency than lower frequencies and any further increase in frequency did not yield a higher efficiency.



Figure 4.3: The configuration of the capacitors in the capacitor bank.

4.2 dc/dc Converters

Two different types of voltage regulators have been used for the circuit boards - linear regulators and switched regulators. Some components needed a very stable 1.9V and

3.3V supply. Linear regulators were chosen for these applications since they deliver a very precise voltage. However, the components which are not voltage ripple sensitive and which require higher currents are supplied by switched regulators. This is to ensure a higher output current and lower losses. The various regulators were chosen based on input and output voltage, output current, and efficiency. The passive components connected to the regulators have been chosen based on the datasheets supplied by the manufacturers.

4.2.1 Switched dc/dc Converter (15V)

The regulator LM5010 was used to convert the high input voltage (20V-68V) to 15V. The 15V will be fed to the gate drivers and the 1.9V and 3.3V regulators. The circuit diagram for the LM5010 can be seen in Figure 4.4.



Figure 4.4: The LM5010 with its surrounding circitry.

The feedback loop for the regulator consists of two resistors. The ratio between resistor R_1 and R_2 sets the output voltage and was calculated as

$$\frac{R_1}{R_2} = \frac{V_{out}}{2.5} - 1 = \frac{15}{2.5} - 1 = 5$$
(4.10)

and since R_2 should be set to $2k\Omega$ - as specified by the datasheet - R_1 was chosen to $10k\Omega$. The value of the output inductor was based on

$$L = \frac{V_{out}(V_{in(max)} - V_{out})}{I_{OR}F_{S(min)}V_{in(max)}} = \frac{15V(68V - 15V)}{0.3A \cdot 476.7kHz \cdot 68V} = 81.75\mu H$$
(4.11)

where V_{out} is the output voltage, $V_{in(max)}$ is the highest input voltage that might be used, $F_{S(min)}$ is the lowest switching frequency that the device might use, and I_{OR} is the largest allowed ripple current at minimum load. Based on (4.11) the inductor chosen had an inductance of 100µH. The inductor can conduct a continuous current of 2.5A and saturates at 3.1A. The regulator, LM5010, has a minimum allowed current of 150mA and a minimum output voltage ripple of 25mV. Otherwise it will not function as intended. To ensure correct functionality an extra Equivalent Series Resistance (ESR) is added to the output capacitor. The ESR needed to stay above the minumum ripple is

$$ESR_{min} = \frac{25\text{mV}(R_1 + R_2)}{R_2 I_{OR(min)}} = \frac{25\text{mV}(10\text{k}\Omega + 2\text{k}\Omega)}{2\text{k}\Omega \cdot 39.3\text{mA}} = 3.82\Omega = R_3$$
(4.12)

where $I_{OR(min)}$ is the minimum ripple current. Based on this, R_3 was set to 5.1 Ω . With R_3 set, $I_{OR(min)}$ was calculated as

$$I_{OR(min)} = \frac{V_{out}(V_{in(min)} - V_{(out)})}{L_{max} F_{S(max)} V_{in(min)}} = \frac{15V(20V - 15V)}{1.2 \cdot 100 \mu \text{H} \cdot (635.6 \text{kHz} + 0.25 \cdot 635.6 \text{kHz}) \cdot 20V} = 39.3 \text{mA}$$
(4.13)

where L_{max} is the maximum inductor value (with an assumed $\pm 20\%$ deviation), $F_{S(max)}$ is the maximum operating switching frequency of the device. The datasheet specifies that the output capacitor, C_2 , should be at least 3.3μ F and based on this the capacitor value chosen was 6.8uF. The input capacitor C_1 was then calculated as

$$C_1 = \frac{I_O \cdot t_{on}}{\Delta V} = \frac{1 \mathbf{A} \cdot 1.664 \mu \mathbf{s}}{1 \mathbf{V}} = 1.664 \mu \mathbf{F}$$
(4.14)

where I_O is the output current, ΔV is the variation in input current and t_{on} is

$$t_{on,max} = \frac{1.18 \cdot 10^{-10} \cdot (R_{ON} + 1.4k\Omega) \cdot 1.25}{V_{in} - 1.4V} + 67ns =$$
$$= \frac{1.18 \cdot 10^{-10} \cdot (200k\Omega + 1.4k\Omega) \cdot 1.25}{20V - 1.4V} + 67ns = 1.664\mu s$$
(4.15)

where R_{on} is a resistance connected to the EN pin on the regulator and V_{in} is the input voltage. The other constants are given in the datasheet of the device. C_5 should dampen transients, have low ESR and be placed close to the device. Based on these criteria a 100nF capacitor was chosen as C_5 . C_6 determines the start-up time for the regulator. It was set to 46nF which gives a start-up time of 10ms. The other component values were chosen as specified in the datasheet.

4.2.2 Switched dc/dc Converter (3.3V and 1.9V)

Two separate TPS54233 regulators were used to convert 15V down to 1.9V and 3.3V. The circuit diagrams for these is shown in Figure 4.5. The converter can deliver 2A with an output voltage down to 0.8V. Two decoupling capacitors were used on the input. One 10μ F capacitor to reduce voltage ripple due to load transients and a 10nF capacitor to filter high frequencies. The voltage division connected to the EN pin sets the start and stop voltages for the regulator. The RC circuit connected to the COMP pin is the compensation circuit. The TPS54233 allows the designer to configure this filter in different ways if it is needed in the design. The standard values (Given in datasheet) for the RC circuit was used. The capacitor connected to the SS pin sets the soft start time for the regulator.



Figure 4.5: The TPS54233 together with all the external components.

The minimum output inductors was calculated according to

$$L_{min,1.9V} = \frac{V_{out(max)}(V_{in(max)} - V_{out})}{V_{in(max)}K_{ind}I_{out}F_{sw}} = \frac{1.9V(15V - 1.9V)}{15V \cdot 0.3 \cdot 1A \cdot 300kHz} = 18.44\mu H \quad (4.16)$$

$$L_{min,3.3V} = \frac{V_{out(max)}(V_{in(max)} - V_{out})}{V_{in(max)}K_{ind}I_{out}F_{sw}} = \frac{3.3V(15V - 3.3V)}{15V \cdot 0.3 \cdot 1A \cdot 300kHz} = 28.6\mu H \quad (4.17)$$

where $V_{out(max)}$ is the maximum output voltage, $V_{in(max)}$ is the maximum input voltage, and I_{out} is the output current. K_{ind} represents the relation between the ripple current that flows in the inductor relative the ripple current in the capacitor, and F_{sw} is the switching frequency of the TPS54233. A 22μ H inductor able to conduct a continuous current of 4.1A and which saturates at 5A was chosen for the 1.9V regulator. A 33μ H inductor able to conduct 1.7A continuous and which saturates at 1.9A was chosen for the 3.3V regulator. The minimum output capacitor was calculated as

$$C_{O,min,1.9V} = \frac{1}{2\pi R_O F_{CO,max}} = \frac{1}{2\pi \frac{1.9V}{1A} 25 \text{kHz}} = 3.35 \mu \text{F}$$
(4.18)

$$C_{O,min,3.3V} = \frac{1}{2\pi R_O F_{CO,max}} = \frac{1}{2\pi \frac{3.3V}{1A} 25 \text{kHz}} = 1.93 \mu \text{F}$$
(4.19)

where R_O is the equivalent load and $F_{CO,max}$ is the practical crossover frequency of the filter. Two parallel 33µF capacitors were used in the output filter in both cases. In the feedback voltage division, R_5 was set to 10.3k Ω and R_6 was calculated according to

$$R_{6,1.9V} = \frac{R_5 V_{ref}}{V_{out} - V_{ref}} = \frac{10.3 \text{k}\Omega \cdot 0.8 \text{V}}{1.9 \text{V} - 0.8 \text{V}} = 7.491 \text{k}\Omega$$
(4.20)

$$R_{6,3.3V} = \frac{R_5 V_{ref}}{V_{out} - V_{ref}} = \frac{10.3 \text{k}\Omega \cdot 0.8 \text{V}}{3.3 \text{V} - 0.8 \text{V}} = 3.296 \text{k}\Omega$$
(4.21)

where V_{ref} is given in the datasheet and V_{out} is the desired output voltage. A resistance of 7.5k Ω was chosen as R_6 for the 1.9V regulator and a resistance of 3.3k Ω was chosen as R_6 for the 3.3V regulator.

4.2.3 Linear dc/dc converter (3.3V)

The linear converter TDA3663 was suitable to use for converting 15V to a low ripple 3.3V. The main reason was that it is able to conduct a current of 100mA, which is enough for the load it will drive. The circuit diagram for the regulator is shown in Figure 4.6. A decoupling capacitor of 1μ F was placed at the input to the regulator. A capacitor of 33μ F is placed at the output of the converter together with an extra ESR of 5.1 Ω as the datasheet specifies that extra ESR is needed.



Figure 4.6: The linear regulator TDA3663 with the input and output capacitors.

4.2.4 Linear dc/dc converter (1.9V)

The linear regulator TPS76901 was used for the low ripple 1.9V rail as it can handle the input voltage and the output current requirements well. A decoupling capacitor of 1μ F was placed at the input. To ensure stable operation of the regulator an output capacitor of 4.7μ F and a resistance of 1Ω was placed at the output. The circuitry for the regulator is shown in Figure 4.7. According to the datasheet R_2 should be set to $169k\Omega$. R_1 was calculated as

$$R_1 = \left(\frac{V_O}{V_{ref}} - 1\right) R_2 = \left(\frac{1.9V}{1.224V} - 1\right) 169k\Omega = 93.36k\Omega$$
(4.22)

where V_{ref} is the reference voltage and V_O is the desired output voltage. As only certain resistor values are available to purchase a combination of resistors is used to obtain a value close to the one calculated. The resulting output voltage with the chosen values is

$$V_O = V_{ref} \left(1 + \frac{R_1}{R_2} \right) = 1.224 \operatorname{V} \left(1 + \frac{90.9 \mathrm{k}\Omega + 2.7 \mathrm{k}\Omega}{165 \mathrm{k}\Omega + 4.7 \mathrm{k}\Omega} \right) = 1.899 \operatorname{V}$$
(4.23)

where V_O is the output voltage from the regulator.



Figure 4.7: The regulator TPS76901 together with the external components.

4.3 MCU

The MCU that was used in this project is the Texas Instruments TMS320F28335. It was chosen because it is sufficiently fast with a clock frequency of 150MHz, there were experimenter's kits available already at QRTECH and there were also people at QRTECH that had previous experience working with that particular MCU.

4.3.1 Clock Configuration

The configuration of the MCU clock is shown in Figure 4.8. That particular configuration is specifically for when the internal clock of the MCU is used. It was decided that the internal clock would be used as adding an external clock would increase complexity and cost without adding much performance. The crystal shown in Figure 4.8 is specified at 30MHz and the capacitors C_{L1} and C_{L2} are specified as 33pF each.



Figure 4.8: The configuration of the clock on the MCU.

4.3.2 ADC Reference

The configuration of the Analog-to-Digital Converter (ADC) submodule of the MCU is shown in Figure 4.9 and is taken from the datasheet.

The ADC inputs are connected to the measurements taken. On the primary side the inputs to the ADC are current, dc and ac voltage measurements and on the secondary side the ADC inputs are current and dc voltage measurements.



Figure 4.9: The connection of the ADC submodule of the MCU.

4.3.3 JTAG

The MCU has two ways of transferring and running C code. The first is writing the code to the flash memory of the MCU and the second is by connecting a Joint Test Action Group (JTAG) connector from the computer where the code is stored to the MCU each time the code is run. The latter was chosen as it was deemed to be more simple and less time consuming than writing to the flash memory as that would involve writing more code. The connection from the MCU to the JTAG connector is shown in Figure 4.10 and is taken from the datasheet for the MCU.



Figure 4.10: The connection between the JTAG connector and the MCU.

The resistors shown in Figure 4.10 all have a resistance of $2.2k\Omega$.

4.4 Radio Communication Circuit

The radio communication circuit, the Nordic Semiconductor nRF24L01+, works according to the Serial Peripheral Interface (SPI) protocol. It was chosen because it has a clear and simple to understand datasheet. It also has many functions that make it reliable and easy to implement such as automatic acknowledgement and automatic re-transmit. In addition to these functions the adress and Cyclic Redundancy Check (CRC) are relatively large making it unlikely that packets from other sources would be received by mistake. Thanks to these features it is relatively easy to implement in C code.

Besides the SPI there is one input and one output pin. The input pin is a Chip Enable (CE) pin. Its function is to enable the nRF24L01+ to either receive or transmit to another nRF24L01+ when it is high and when it is low to enable nRF24L01+ to receive or transmit instructions to the MCU.

The output pin is an interrupt (IRQ) pin. It is active low which means that when no

interrupt is present the output is high and when there is an interrupt the pin goes low. It gives interrupt signals in three situations. The first is if a message has been received, the second is if data has been transmitted and the third is if the maximum number of re-transmit attempts has been made without receiving an acknowledge packet from the receiving radio communication circuit.

4.5 Gate Driver

The gate driver, the IRS21867, is the component used to drive the transistors. Its circuit diagram is shown in Figure 4.11 The MCU cannot drive the transistors directly from its Enhanced Pulse Width Modulator (ePWM) output. This is because the MCU cannot deliver the voltage or the current needed to turn the transistors on and off. The gate driver receives the ePWM signal and makes sure that the transistors are operating as intended. The transistors need to be turned on and off very fast since the operating frequency is high. The better the ability to source and sink current the shorter the turn on and turn off time will be. The chosen gate driver has a source/sink capability of 4A and is able to drive a half-bridge. However, both the inverter and rectifier is a full-bridge consisting of four transistors. This means that two gate drivers are needed on each side - four in total. Thanks to its ability to drive two transistors simultaneously the complexity of the circuitry is decreased. Largely in part because the gate driver has built-in protection against short circuiting its half-bridge.



Figure 4.11: The IRS21867 together with its external circuitry and two transistors.

A 1μ F ceramic decoupling capacitor has been connected to the input of each gate driver. An external resistor is also needed in order to avoid having too large cuirrents through the gate driver component. The total resistance needed is

$$R_{gate} = \frac{U_{gate}}{I_{max,driver}} = \frac{15V}{4A} = 3.75\Omega$$
(4.24)

The transistor has an internal gate resistance of 0.8Ω . Therefore, the external gate resistance needs to be at least

$$R_{external} = R_{gate} - R_{transistor} = 3.75\Omega - 0.8\Omega = 2.95\Omega$$
(4.25)

Three 10 Ω resistances in parallel will give a total resistance of 3.33 Ω . The total resistance will therefore be above the lowest allowed. With this setup the peak current from the gate driver is

$$I_{peak} = \frac{U_{gate}}{R_{total,gate}} = \frac{15\text{V}}{4.13\Omega} = 3.63\text{A}_{peak} \tag{4.26}$$

The external components needs to be able to dissipate a maximum power of

$$P_{gate} = C_{gate} U_{gate}^2 f = 57 \text{nF} \cdot 15^2 \text{V}^2 \cdot 100 \text{kHz} = 1.3 \text{W}$$
(4.27)

The resistances chosen can dissipate 0.5W each which gives a total dissipation capability of 1.5W. A bootstrap capacitor is needed to provide the upper transistor gate with a voltage above the source voltage. The bootstrap capacitor will be charged with the supply voltage (15V) and when the upper transistor is switched on, the bootstrap capacitor will be put on high potential and be able to supply the gate with its voltage. The bootstrap capacitor voltage variation is

$$\Delta V_{BS,max} = V_{DR} - V_{DBS} - V_{GS,min} = 15V - 1.2V - 2 \cdot 4V = 5.8V$$
(4.28)

where $\Delta V_{BS,max}$ is the maximum allowed voltage variation for the bootstrap capacitor, V_{DR} is the supply voltage, V_{DBS} is the voltage drop over the bootstrap diode and $V_{GS,min}$ is the minimum gate voltage to the transistor (2 x $V_{threshold}$). The charge needed in the bootstrap capacitor is

$$\Delta Q_{BS,min} = Q_G + Q_{LS} + \frac{I_{QBS,max}}{f_{sw}} = 570\text{nC} - 5\text{nC} - \frac{150\mu\text{A}}{10\text{kHz}} = 0.59\mu\text{C} \qquad (4.29)$$

where Q_G is the gate charge, Q_{LS} is the levelshifter charge needed and $I_{QBS,max}$ is the current needed by the floating part. The minimum bootstrap capacitor is therefore

$$C_{BS,min} = \frac{\Delta Q_{BS,min}}{\Delta V_{BS,max}} = \frac{0.59\mu C}{5.8V} = 0.102\mu F$$
 (4.30)

To make sure that there is a good margin relative the calculations, the following margin is applied

$$C_{BS} = 15 \cdot C_{BS,min} = 15 \cdot 0.102 \mu F = 1.53 \mu F \tag{4.31}$$

Two parallel 1 μ F ceramic capacitors were used (2 μ F in total) as bootstrap capacitor.

4.6 Decoupling Capacitors

The small decoupling capacitors $(100nF - 1\mu F)$ are used to stabilise the voltage input to the different devices. It is common practice to use decoupling capacitors close to the power supply pins of the MCU or some other component which requires power. Decoupling capacitors is also used together with the H-bridge in the inverter to stabilise the voltage, the H-bridge has four $68\mu F$ electrolytic capacitors. The alternating current that commutates through the H-bridge can cause voltage fluctuations in the dc link, these fluctuations are damped by the large decoupling capacitors.

4.7 PCB Layout

The PCB layout was made after all the active and passive components had been chosen and the basic circuitry design had been made. The PCB layout is the realisation of the basic circuit diagrams. It is the process where the placement of the different components are made and the conductive paths between the components are drawn. It is important to pay attention to all the requirements that are imposed on the circuit board to be able to make a well functioning PCB layout. The PCB layout is subjective to a high degree. There are some general guidelines to follow but most of the layout depends on the designer's decisions. It is difficult to automatically generate a PCB layout without a lot of effort put in to configuring the EDA software. Therefore, the PCB was manually designed.

In Figure 4.12 the top and bottom layer of the PCB layout is shown. The top and bottom layers are mostly used for signal routing while the two middle layers are used as ground and power planes. The tracks that are supposed to transfer power were made as wide as possible to minimise conductor impedance. The via holes are responsible for connecting the different planes. These can become warm if they conduct too much current and they can also be a limiting factor if the frequency is very high due to the extra inductance it adds.



Figure 4.12: The top and bottom layer of the PCB layout.

4.8 H Bridge

Both the conversion from dc to ac on the primary side and the conversion from ac to dc on the secondary side is handled by transistors that are connected in an H bridge configuration. These will be discussed in greater detail henceforth.

4.8.1 Inverter

The inverter is situated on the primary side. It needed to be able to withstand at least 60V from the dc power supply as it was uncertain what dc voltage was needed on the primary side to yield a sufficient voltage on the secondary side. Transistors which can withstand a voltage of 75V was choosen for the inverter.

4.8.2 Rectifier

The rectifier is situated on the secondary side. A rectification stage without output filter will produce an output such as shown by the black curve in Figure 4.13. It is the absolute value of the incoming sine wave to the rectification stage. When an output filter is added the resulting output voltage will be a dc voltage. It will have an amplitude that is the average of the unfiltered output voltage as shown by the blue curve in Figure 4.13. The average can be calculated as

$$V_{avg} = \frac{1}{\pi} \int_0^{\pi} V_{peak} sin(\omega t) d\omega t$$
(4.32)

and the result from this calculation will be



Figure 4.13: The output from a rectifier stage with and without output filter.

From (4.33) it can be seen that for $V_{avg} \approx 55V$ a sine wave with an amplitude of

$$V_{peak} = \frac{\pi \cdot V_{avg}}{2} = \frac{\pi \cdot 55V}{2} \approx 86.4V \tag{4.34}$$

is needed. In order to handle this voltage a transistor rated at 150V was chosen, which leaves a sufficient margin.

Output Filter

As the output filter is supposed to smooth out a rectified dc voltage with a frequency of about 10 kHz to 100 kHz the cut-off frequency of the output filter needs to be substantially lower than these values. The cut-off frequency was therefore set to approximately 1.1 kHz which is obtained by using a 100 μ H inductor and three 68 μ F capacitors as shown by

$$f_c = \frac{1}{2\pi\sqrt{LC}} = \frac{1}{2\pi\sqrt{100 \cdot 10^{-6} \cdot 3 \cdot 68 \cdot 10^{-6}}} = 1.1143...kHz \approx 1.1kHz \quad (4.35)$$

4.9 Measurements

Measurements were implemented in order to aid the MCU efficiently. On the primary side a current measurement on the negative leg near the battery, and a dc voltage measurement on the input from the dc power supply was implemented. The measurements

that were implemented on the secondary side were a current measurement near the battery on the negative leg, a dc voltage measurement over the battery, and an ac voltage measurement on the incoming sine wave from the magnetic coils.

4.9.1 Current Measurement

A small resistor is added on the negative leg close to the battery. The reason why the resistor is added on the negative leg is because of the much lower voltage potential compared to the positive leg. The resistor chosen had a resistance of $10m\Omega$ to minimize losses in the current measurement. The current measurement is done by measuring the voltage over the resistor and then letting the MCU calculate the current flowing through it. However, as the resistor has such a small resistance the voltage over it will be small which will yield a low resolution on the measurement. Therefore, it is needed to amplify the measurement in order to enhance the resolution. To do this a differential amplifier is used. A schematic of the differential amplifier and how it is connected to the resistance on the negative leg is shown in Figure 4.14.



Figure 4.14: The differential amplifier used to amplify the current measurement signal. By using Kirchoff's Current Law (KCL) an expression for the differential amplifier's 46

output voltage can be obtained. The expression for the negative pin is

$$\frac{V_{meas} - V_1}{R_1} + \frac{V_o - V_1}{R_f} = 0 \tag{4.36}$$

and the expression for the positive pin is

$$\frac{0 - V_1}{R_2} + \frac{V_{ext} - V_1}{R_3} + \frac{0 - V_1}{R_g} = 0$$
(4.37)

By rewriting the expression for the positive pin the equation

$$V_1 = \frac{R_2 R_g}{R_3 R_g + R_2 R_g + R_2 R_3} V_{ext}$$
(4.38)

for V_1 is obtained. Now, substituting V_1 in the expression for the negative pin will yield

$$V_o = R_f \left[V_{ext} \frac{R_2 R_g}{R_3 R_g + R_2 R_g + R_2 R_3} \left(\frac{1}{R_1} + \frac{1}{R_f} \right) - \frac{V_{meas}}{R_1} \right]$$
(4.39)

for the output voltage of the differential amplifier. Since the resistance used for the measurement has a value of $10m\Omega$ and the maximum current to the battery is 9A the maximum voltage over the resistance will be

$$V_{meas} = 0.01 \cdot 9 = 0.09 \text{V} \tag{4.40}$$

Therefore, if the resistance values in Table 4.1 are chosen and $V_{ext} = 1.9V$ the output voltage for a 9A current will be $V_o \approx 1.97V$ and for a 0A current it will be $V_o \approx 2.38V$. This means that the output voltage range will be $\Delta V_o \approx 0.41V$. As the MCU can measure with an accuracy of 0.8mV it means that it will be able to measure the current between 0 and 9A in 0.41V/0.8mV ≈ 511 different levels. This equals to a current accuracy of 9A/511 ≈ 17 mA which is enough for the applications it is used for in this project.

Table 4.1: The resistances chosen for the differential amplifier.

Resistor	Resistance value
$\overline{R_1}$	2.2kΩ
R_2	$18 \mathrm{k}\Omega$
R_3	$22k\Omega$
R_f	$10k\Omega$
$R_{g}^{'}$	10kΩ

4.9.2 dc Voltage Measurement

Since the MCU cannot measure voltages above 3V the output voltage to the battery cannot be readily measured. The voltage needs to be lowered in order to allow for measurements to be made. An easy way of doing this is by voltage division as shown in Figure 4.15.



Figure 4.15: Voltage division of dc voltage measurement signal.

The voltage that $V_{dc,meas}$ measures is a fraction of the battery voltage and can be expressed as

$$V_{dc,meas} = \frac{R_2}{R_1 + R_2} V_{batt} \tag{4.41}$$

and it can be rewritten as

$$R_2 = \frac{V_{dc,meas}}{V_{batt} - V_{dc,meas}} R_1 \tag{4.42}$$

The ADC inputs can operate in the range between 0V to 3V, the battery voltage is 60V maximum and R1 is set to $100k\Omega$. R_2 can then be calculated to be

$$R_2 = \frac{3\mathrm{V}}{60\mathrm{V} - 3\mathrm{V}}100\mathrm{k}\Omega \approx 5.3\mathrm{k}\Omega \tag{4.43}$$

The closest value rounded downwards (so as to not reach a voltage level $V_{dc,meas} > 3V$) available in the Altium database is 5.1k Ω which yields a $V_{dc,meas}$ of

$$V_{dc,meas} = \frac{5.1 \mathrm{k}\Omega}{5.1 \mathrm{k}\Omega + 100 \mathrm{k}\Omega} 60 \mathrm{V} \approx 2.91 \mathrm{V}$$
(4.44)

This means that there will be $2.91V/0.8mV \approx 3639$ voltage levels that the MCU can detect because of its 0.8mV accuracy.

4.9.3 ac Voltage Measurement

The ac voltage measurement needs to bring the voltage down to the right voltage range for the MCU. This is because the ac voltage can also be negative but the ADC can only measure positive voltages. One way of circumventing this is by adding a third resistor connected to an external voltage as in Figure 4.16.



Figure 4.16: Voltage division of dc voltage measurement signal.

By using a third resistor connected to an external voltage source the measured voltage, V_1 , is increased so there is always a positive voltage even when the incoming ac voltage is negative. By using KCL the expression for the circuit becomes

$$\frac{V_{in} - V_1}{R_1} + \frac{0 - V_1}{R_2} + \frac{V_{ext} - V_1}{R_3} = 0$$
(4.45)

which can be rewritten as

$$V_1 = \frac{\frac{V_{in}}{R_1} + \frac{V_{ext}}{R_3}}{\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3}}$$
(4.46)

and if, to simplify the calculations, R_2 is chosen to be the same value as R_3 the expression can be further rewritten as

$$V_1 = \frac{\frac{V_{in}}{R_1} + \frac{V_{ext}}{R_3}}{\frac{1}{R_1} + \frac{2}{R_3}}$$
(4.47)

The ratio between R_1 and R_3 can now be written as

$$\frac{R_1}{R_3} = \frac{V_1 - V_{in}}{V_{ext} - 2V_1} \tag{4.48}$$

Since it is not known what voltage levels will be measured V_{in} is estimated to be 100V maximum and V_1 is set to 2.5V at that voltage level. As the ADC can measure up to 3.0V this leaves some margin in case the estimation is too low. V_{ext} is set to 3.3V also. The ratio between R_1 and R_3 can now be calculated as

$$\frac{R_1}{R_3} = \frac{2.5 - 100}{3.3 - 2 \cdot 2.5} \approx 57.353 \tag{4.49}$$

Since most resistors have a maximum power rating of 0.25W or less the resistance value chosen for R_1 is chosen to be high, specifically 270k Ω . This means that the power dissipation in the resistance is $(100V)^2/270k\Omega \approx 0.037W$ which is far lower than the specified maximum power rating. Using the ratio from (4.49) the value for R_2 and R_3 can be obtained as

$$R_2 = R_3 = 57.353R_1 \approx 4.7 \mathrm{k}\Omega \tag{4.50}$$

which is available in the E12 resistor series.

4.10 Software Implementation

The programming language used was C. On the primary side the peripherals used on the MCU are ADC and ePWM. Code has been prepared for the secondary side which entails the peripherals ADC, Enhanced Capture (eCAP), ePWM and SPI. The code on the secondary side has been written in order to simplify future development of the charger.

4.10.1 Primary Side

The MCU on the primary side has several functions it needs to carry out. The ADC submodule needs to measure the dc voltage and current to make sure they are not too high and also measure the voltage from a potentiometer in order to calculate the correct output frequency for the ePWM submodule. The ePWM submodule needs to set a square-wave output on the ePWM1a, ePWM1b, ePWM2a and ePWM2b pins with a precise frequency, given by the ADC submodule, and deadband. It is also responsible for keeping the ePWM2 pins in phase with the ePWM1 pins. The source code for the primary side is shown in Appendix A.

4.10.2 Secondary Side

The secondary side is responsible for converting the ac power into dc power for the battery. In order to do this effectively the MCU needs to utilize the ADC, eCAP, ePWM and SPI submodules. The ADC submodule is needed for measuring the dc voltage and current to ensure that they are not too high. The eCAP submodule needs to measure the period time and duty cycle of the incoming ac voltage in order to achieve Zero-Voltage Switching (ZVS). the ePWM submodule is needed to set a square-wave output to the ePWM1a, ePWM1b, ePWM2a and ePWM2b pins with a precise frequency, given by the eCAP submodule. It is also needed for synchronizing the square-wave output with the incoming ac voltage in order to achieve ZVS and to set the deadband. The SPI submodule is responsible for the automatic turn-on and turn-off for which communication with the primary side is needed and to communicate to the primary side to turn off the inverter in the case of a dangerously high dc voltage or current on the secondary side. The source code for the secondary side is shown in its entirety in Appendix B.

4.11 Setup

Figure 4.17 illustrates the inverter and its various parts and components.



Figure 4.17: The setup of the inverter with its various parts marked.

The coils are shown in Figure 4.18



Figure 4.18: The coils and ferrites.



Figure 4.19 shows the rectifier and its various parts and components.

Figure 4.19: The setup of the rectifier with its various parts marked.

Chapter 5

Analysis

This chapter covers the evaluation of both the complete charging system as well as the separate parts. Measurements are presented as a basis for evaluation.

5.1 Coils and Resonance Circuits

The resonance circuit shown in Figure 4.2 is rated for less voltage and current that they need to withstand. Each capacitor is rated for 400V dc and 250V ac. However, at 50kHz each capacitor is only rated at 30V. With the setup used, the voltage is spread out across three capacitors which means that the total rated voltage of this particular setup is only 90V. When transferring maximum designed power using a 6.9Ω load the voltage is slightly above an amplitude of 90V. However, when using a lower load this voltage is surpassed by a larger amount. Therefore, it might not be able to tolerate charging a lower load for a longer period of time.

It is possible for the coils to be less than optimally placed by having an offset in at least one of the three dimensions. To evaluate the impact of having an offset measurements were taken when offsets were introduced in the x and y direction and for different air gaps. To simplify the evaluation process and ensuring that the ensuing analyses were correct, offsets were only introduced in one dimension at a time.

For all measurements taken when introducing different offsets a 6.9Ω resistor was used as load, the voltage was kept constant at 40V from the dc power supply and the efficiency referred to is between the dc power supply and the load. Measurements were taken both with the frequency optimized and with a constant frequency of 49kHz.

5.1.1 Offset in X and Y Evaluation

When an offset is introduced in the x or y direction the efficiency will be impacted. The change in efficiency when there is a offset in the x direction is shown in Figure 5.1. For



the x axis offset the optimal operating frequency was constant at 49kHz.

Figure 5.1: The efficiency of the charger versus the different offsets x direction.

The efficiency drops off slowly as the offset is increased, the drop off in efficiency increases above 50mm offset. The same measurement can be made with different offsets in the y direction as seen in Figure 5.2.



Figure 5.2: The efficiency of the charger versus the offset in y direction between the coils.
The measurements shown in Figure 5.1 and Figure 5.2 indicate a decrease in efficiency when the offset is increased in the different directions. However, the decrease in efficiency is quite small up to at least an 80mm offset.

The change in frequency when there is an offset in the x or y direction is much less clear than when the air gap is changed. The trend is neither for the frequency to increase or decrease but is instead approximately stable around 49kHz for all tested amounts of offset in those directions.

5.1.2 Air Gap Evaluation

The efficiency of the charger was measured for different air gaps as shown in Figure 5.3. It shows a negative correlation between an increased air gap and efficiency, the negative trend for the efficiency is more pronounced above 50mm. The efficiency is slightly higher when the operating frequency is optimised for each gap length rater than having a constant operating frequency.



Figure 5.3: The efficiency of the charger versus the air gap between the coils.

The optimal frequency for maximum efficiency changes when there is an offset between the two coils. This is especially true when the air gap between the two sides change. The reason for this is that the mutual inductance between the two coils changes depending on the distance between them which in turn causes the resonance frequency of the system to change. The relation between air gap and optimal frequency for maximum efficiency is shown in Figure 5.4.



Figure 5.4: The optimal frequency for maximum efficiency versus air gap.

5.2 Inductance Measurement

The inductance of the magnetic circuit was measured using an ac source, a voltmeter and an current probe. The measurements were carried out using a sinusoidal voltage with a frequency of 30 kHz. The reactive part of the impedance was assumed to be much larger than the resistive part. Thus, the resistive part was neglected and the phase shift can be considered to be approximately 90 degrees as the impedance would be entirely inductive. The leakage factor σ was calculated as

$$\sigma = 1 - \frac{L_{12}^2}{L_1 L_2} = 1 - K^2 = \frac{L_{sc}}{L_{oc}} = \frac{i_{oc}}{i_{sc}}$$
(5.1)

where the ratio between the open circuit current, i_{oc} , and the short circuit current, i_{sc} , was used to calculate the leakage factor. The primary and secondary inductances were calculated as

$$L_{1,2} = \frac{U_{peak}}{2\pi f I_{peak}} \tag{5.2}$$

Measurements were made from both sides of the magnetic circuit to measure both L_1 and L_2 . The turns ratio a is given by

$$a = \sqrt{\frac{L_1}{L_2}} \tag{5.3}$$

and the mutual inductance L_{12} was calculated as

$$L_{12} = \sqrt{L_1 L_2 (1 - \sigma)}$$
(5.4)

With this information, the leakage and magnetising inductances can be calculated using

$$L_M = aL_{12} \tag{5.5}$$

$$L_{\lambda 1} = L_1 - aL_{12} \tag{5.6}$$

$$L_{\lambda 2} = L_2 - aL_{12} \tag{5.7}$$

The measurements of the inductances on both the primary and secondary side are shown in Figure 5.5.



Figure 5.5: Measurement setup for the inductance measurement.

As the air gap increases the reluctance will increase due to the low permeability of air. This will lead to a decrease of the magnetising inductance. The relation between the air gap and the value of the inductances is illustrated in Figure 5.6. The changes in the inductances shown in the figure is one cause to the resonance frequency changing with air gap.



Figure 5.6: Primary, secondary and magnetising inductances versus the air gap.

5.3 Winding Resistance Measurement

To measure the dc resistance of the coils, a dc current was passed through the litz wire and the voltage over the wire was measured. The measurement setup is shown in Figure 5.7. This type of measurement was performed because the resistance was too low to measure directly with an Ω -meter. The calculated resistances based on these measurements are shown in Table 5.1.

Winding	Resistance
1	0.714mΩ
2	0.698mΩ
3	0.675mΩ
4	$0.679 \mathrm{m}\Omega$
avg	$0.691 \mathrm{m}\Omega$

Table 5.1: Winding resistance

The coils are connected in parallel, with coil 1 and 4 connected on the primary side and coil 2 and 3 on the secondary side.



Figure 5.7: Measurement setup for the winding resistance measurement.

The total dc resistance on the primary side is therefore

$$R_{primary} = \frac{0.714 \mathrm{m}\Omega \cdot 0.679 \mathrm{m}\Omega}{0.714 \mathrm{m}\Omega + 0.679 \mathrm{m}\Omega} \approx 0.348 \mathrm{m}\Omega$$
(5.8)

and for the secondary side it is

$$R_{secondary} = \frac{0.698 \text{m}\Omega \cdot 0.675 \text{m}\Omega}{0.698 \text{m}\Omega + 0.675 \text{m}\Omega} \approx 0.343 \text{m}\Omega$$
(5.9)

Chapter 6 Discussion

It has been shown that it is possible to transfer electric energy wirelessly with a competitive efficiency when compared to wired transmission. The convenience factor of using inductive charging most likely surpasses that of wired transfers enough to entice consumers despite the losses being higher. However, a standard is needed in order to ensure that all, or most, vehicles can be charged using the same charging spot.

Above a certain threshold voltage the necessity of active rectification can be questioned. As described in Section 2.5.2 the advantage of the transistor will diminish as the current increases. Even before this point diodes have certain advantages over transistors. Firstly, the complexity of the circuits are lower when using diodes since gate drivers and such are not needed. Secondly, the price is higher when using transistors as more components are needed to control the switching. However, one advantage that transistors have are that they can be used for controlling the output voltage. As the voltage is 55V in this case, diodes might still be a better choice for this design.

It was found that the currents through the coils were relatively high with the chosen design. This was due to the capacitor bank being placed in parallel on the secondary side. One way of mitigating this issue might be to place the capacitor bank in series with the coils on the secondary side. With this design the load is placed in series with both the coils and the capacitor bank. This means that the same current that flows to the load also flows through the coil and the capacitor bank. The advantage of having the same current is that it would be smaller relative to the parallel case. When a smaller current flows through the coil they can be designed to be smaller and more cost-effective.

The MCU that was chosen for this project needs two voltage supplies, both 1.9V and 3.3V. Instead, an MCU that only needs a 3.3V power supply could have been used. The MCU also lacked internal comparators which would have been useful for supplying the ePWM peripheral with phase and period. Furthermore, it would have been useful if the ADC peripheral would have had a faster sampling rate.

The shunt resistor used for the current measurement on the primary side got heated up during operation. To mitigate this, more of them could have been connected in parallel. This would have the effect of both lowering the resistance and also spreading the power loss over several components. Thus, dividing the power dissipation across several components. Furthermore, the resistors used for the differential amplifier results in a relatively small span of samples that the ADC peripheral receives. These could have been chosen differently to increase the span and the precision of the measurements.

The fluctuations of the current near the power supply on the primary side were higher than expected. Therefore, larger capacitors would be preferable in order to decrease these fluctuations at the power supply.

Chapter 7

Conclusion

An inductive charging station has been designed, constructed and optimised for an electric go kart. The peak efficiency reached approximately 85%. This was achieved with a 2 cm air gap between the primary and secondary coil. The maximum supplied power was 605W and the corresponding power output during this operation was 479W. The nominal frequency chosen for this project was 49kHz. It was chosen mainly because it was in the middle of the desired frequency span and also because it was easy to obtain with the available capacitors. The input voltages from the power supply during the testing sessions were between 24 and 63V. The resonance circuit configuration was chosen to be a parallel resonance circuit on the secondary side only. The turns ratio of the magnetic coils were 4:3 because of the high voltage output when having a 4:4 ratio. The rectification of the ac input was handled by the body diodes of the transistors on the secondary side. The load on the secondary side consisted of a power resistor. During most tests the load was set to 6.9Ω .

Measurements have been carried out to investigate whether misalignment of the magnetic coils impact the efficiency of the charging system to a large degree. The efficiency did not vary appreciably when discplacements were introduced in the x and y direction. However, when the air gap was increased the efficiency quite rapidly diminished.

Chapter 7. Conclusion

References

- [1] H. Riebeek, "Global warming," Feb. 2014. [Online]. Available: http: //earthobservatory.nasa.gov/Features/GlobalWarming/
- [2] NASA Earth Observatory, "World of Change: Global Temperatures," Feb. 2014.
 [Online]. Available: http://earthobservatory.nasa.gov/Features/WorldOfChange/ decadaltemp.php
- [3] United States Environmental Protection Agency, "Sources of Greenhouse Gas Emissions," Feb. 2014. [Online]. Available: http://www.epa.gov/climatechange/ ghgemissions/sources.html
- [4] The International Council on Clean Transportation, "Consumer Acceptance of Electric Vehicles in the US." Feb. 2014. [Online]. Available: http://www.epa.gov/oar/caaac/mstrs/dec2012/kodjak.pdf
- [5] Nissan Motor Company, "Wireless charging system," Feb. 2014. [Online]. Available: http://www.nissan-global.com/EN/TECHNOLOGY/OVERVIEW/wcs.html
- [6] D. K. Cheng, *Field and Wave Electromagnetics*, 2nd ed. Reading, Massachusetts, USA: Addison-Wesley, 1989.
- [7] J. W. Jewett and R. A. Serway, *Physics for Scientists and Engineers with Modern Physics*, 7th ed. Stamford, Connecticut, USA: Cengage Learning, 2008.
- [8] A. P. Hu, Wireless/Contactless Power Supply. Saarbrücken, Germany: VDM Verlag Dr. Müller Aktiengesellschaft & Co. KG, 2009.
- [9] R. C. Dorf and J. A. Svoboda, *Introduction to Electric Circuits*. Hoboken, New Jersey, USA: John Wiley & Sons Ltd, 1993.
- [10] M. Cederlöf, "Inductive Charging of Electrical Vehicles," master's thesis, KTH Royal Institute of Technology, 2012.
- [11] Z. Popovic and B. D. Popovic, *Introductory Electromagnetics*. Upper Saddle River, New Jersey, USA: Prentice Hall, 1999.

- [12] Ferronics Inc., "Company Profile," Feb. 2014. [Online]. Available: http: //www.ferronics.com/company.html
- [13] —, "Ferrite Terminology," Feb. 2014. [Online]. Available: http://www. ferronics.com/files/terms.pdf
- [14] M. Budhia, G. Covic, and J. Boys, "A new ipt magnetic coupler for electric vehicle charging systems," in *IECON 2010 - 36th Annual Conference on IEEE Industrial Electronics Society*. Glendale, AZ: IEEE, Nov 2010, pp. 2487 – 2492.
- [15] J. Andersson, M. George, S. Mesic, D. Stenberg, and P. Stenberg, "Induktivt effektöverföringssystem med hög verkningsgrad," bachelor's thesis, Chalmers University of Technology, 2013.

Appendix A

C Code for the Primary Side

Main Source File

1	
2	
2	* III0111.0
4	*/
5	#include "DCP28y Project b"
6	
7	#include Submodules/Prwn.n
0	#Include SubmoduleS/ADC.n
0	intervent unid add int().
10	interrupt void adc_isr();
10	void erwr_update(AUC_INFO*);
11	Void Current_Eva(AbC_INFO*);
12	void DL_eval(AD_INFU*);
1.5	static vold trip_zone();
14	(/ Clabel Meniable defined in edge
1.5	// Global Variable, defined in adc.c
10	extern AUC_INFU adC_INTO;
1/	(/ Nerishler in main a
18	// Variables in main.c
19	Uint32 freq;
20	
21	void main()
22	t (// Tritichier Contan Contan)
25	// Initiatize System Control:
24	// PLL, WatchDog, enable Peripheral Clocks
25	// inis function is found in the USP2833X_SyStFLC file.
20	Initsyster();
27	// Channe the foremany of the his second all all
28	// Change the frequency of the hi speed clock
29	
21	Systif Regs. misper. dit = 2; // mspelk = Sistekoul/Abc_Mobelk
22	EDI2;
32	(/ Dischle CDL intermute
24	
25	DINI;
26	// Initialize the DIF central resistors to their default state
27	// Initiatize the PIE control registers to their default state.
29	// The default state is all PIE interrupts disabled and itags are cleared.
20	
39	
40	(/ Disple CDU intermute and sleep all CDU intermut flags.
41	// Disable crointerrupts and clear all crointerrupt reags:
42	
4.5	1FK - 020000,
44	(/ Triticalize the DTE content table with a sinter to the shall Tabunant Consider Destring (TED)
4.3	// Initialize the Pie vector table with pointers to the sheft interrupt service Routines (ISR).
40	// This will populate the entire table.
47	// The shelt ISK foullies are found in DSP205X_DefaultISF.C.
40	// INIS FUNCTION IS FUUND IN USP2055X_PIEVECLUC.
49	Intrievectidue();
50	// Initializa the ADC submedule
52	// Initialize the ADC submoute
52	INITAGU(),
22	

	<pre>// Interrupts that are used in this example are re-mapped to ISR functions found within this file.</pre>	
	EALLUW; PieVectTable.ADCINT = &adc_isr; EDIS;	// The interrupt will come from the adc
	<pre>// Configure and start the PWM submodule ePWM();</pre>	
	<pre>// Configure and start the ADC submodule ADC();</pre>	
	// Enable CPU INT1 which is connected to ADC INT: IER \mid = M_INT1;	
	<pre>// Enable ADC INTn in the PIE: Group 1 interrupt 6 PieCtrlRegs.PIEIER1.bit.INTx6 = 1;</pre>	
	// Enable Global Interrupts EINT;	
	<pre>// start of conversion AdcRegs.ADCTRL2.bit.SOC_SEQ1 = 1;</pre>	
	<pre>// Delay the ePWM submodule in order to put out the co DELAY_US(100000L);</pre>	prrect frequency
	<pre>// Initialize GPIO pins for ePWM1 // These functions are in the DSP2833x_EPwm.c file InitEPwmlGpio();</pre>	
	<pre>// Initialize GPIO pins for ePWM2 // These functions are in the DSP2833x_EPwm.c file InitEPwm2Gpio();</pre>	
}	<pre>// Keep the MCU busy so it doesn't do anything stupid for(;;);</pre>	
interr	upt void adc_isr()	
t	<pre>// Evaluate current current_eval(&adc_info);</pre>	
	// Evaluate DC voltage DC_eval (&adc_info);	
	<pre>// Update the ePWM submodule ePWM_update(&adc_info);</pre>	
	<pre>// Clear INT flag for this timer AdcRegs.ADCST.bit.INT_SEQ1_CLR = 1;</pre>	
}	<pre>// Acknowledge this interrupt in order to receive more PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;</pre>	e interrupts from group 1
void e	<pre>PWM_update(ADC_INF0 *adc_info)</pre>	
{	<pre>// Save the ADC input to variable adc_info->adc_result1 = AdcRegs.ADCRESULT1>>4;</pre>	
	<pre>// Calculate new frequency for the ePWM freq = 1.0E+4 + 22*adc_info->adc_result1; Hz/sample * #samples</pre>	// 90 kHz / 4095 sample \approx 22 Hz/sample, 10kHz + 22
	<pre>// ePWM1 reconfiguration EPwm1Regs.TBPRD = (75*1.0E+6)/freq;</pre>	// System clock = 150MHz, (2D)/150MHz = 1/freq
}	<pre>// ePWM2 reconfiguration EPwm2Regs.TBPRD = (75*1.0E+6)/freq;</pre>	// System clock = 150MHz, (2D)/150MHz = 1/freq
void cu	urrent_eval(ADC_INF0 *adc_info)	
ł	<pre>// Save the ADC input to variable adc_info->adc_result2 = AdcRegs.ADCRESULT2>>4; not 16 bit</pre>	// Bit shift ADCRESULT0 4 steps because it's a 12 bit register,
	<pre>// Evaluate if current is too high or too low if(adc_info->adc_result2 < adc_info->CurrentMax) {</pre>	
	trip_zone();	

135 }
136 }
137
137
138 void DC_eval(ADC_INFO *adc_info)
139 {
140 // Save the ADC input to variable
141 adc_info->adc_result0 = AdcRegs.ADCRESULT0>>4; // Bit shift ADCRESULT0 4 steps because it's a 12 bit register,
142 not 16 bit
144 if(adc_info->adc_result0 > adc_info->VoltageMax)
145 {
146 trip_zone();
147 }
148 }
148 }
149
150 static void trip_zone()
151 {
152 EALLOW;
153 EPwm1Regs.TZFRC.bit.OST = 1; // Force a one-shot trip-zone interrupt on ePWM1
154 EPwm2Regs.TZFRC.bit.OST = 1; // Force a one-shot trip-zone interrupt on ePWM2
155 EDIS;
156 }

ADC Source File

1	/*
2	* ADC.c
3	*
4	 Created on: 3 apr 2014
5	 Author: Christian Ekman
6	*/
7	
8	<pre>#include "DSP28x_Project.h"</pre>
9	<pre>#include "ADC.h"</pre>
10	
11	ADC_INFO adc_info;
12	
13	void ADC()
14	{
15	<pre>// Configure the ADC</pre>
16	AdcRegs.ADCTRL1.bit.ACQ_PS = 0xF;
17	AdcRegs.ADCTRL3.bit.ADCCLKPS = 0;
	/(1*2) = 12.5MHz
18	AdcRegs.ADCTRL1.bit.SEQ_CASC = 1;
19	AdcRegs.ADCCHSELSEQ1.bit.CONV00 = 0;
20	<pre>AdcRegs.ADCCHSELSEQ1.bit.CONV01 = 1;</pre>
21	<pre>AdcRegs.ADCCHSELSEQ1.bit.CONV02 = 2;</pre>
22	AdcRegs.ADCTRL1.bit.CONT_RUN = 1;
23	AdcRegs.ADCTRL3.bit.SMODE_SEL = 0;
24	AdcRegs.ADCMAXCONV.bit.MAX_CONV1 = 2;
25	
26	<pre>// Enable interrupt sequencer 1</pre>
27	AdcRegs.ADCTRL2.bit.INT_ENA_SEQ1 = 1;
28	
29	<pre>// interrupt after every conversion</pre>
30	AdcRegs.ADCTRL2.bit.INT_MOD_SEQ1 = 0;
31	
32	// Set ADC_INTO Values
33	adc_info.AdcRegHandle = &AdcRegs
34	adc_info.adc_result0 = 0;
35	adc_info.adc_result1 = 3000;
30	$adc_into.adc_result2 = 2050;$
3/	adc_info.currentMax = 1600;
38	auc_info.CurrentMin = 3190;
39	auc_into.vollagemax = 3974;
40	1

// 16 ADC clock cycles window acquisition
// 25 MHz; ADC module clock = HSPCLK/2*ADC_CKPS = 25.0MHz // Cascaded mode // ADCINA0 // ADCINA1 // ADCINA2 // Continuous mode // Sequential Mode // # of conversions made

		Initial frequency
11	Initial	current
11	Initial	DC voltage
		26.6A
	11	1A
	11	

ADC Header File

1 /*
2 * ADC.h
3 *
4 * Created on: 3 apr 2014
5 * Author: Christian Ekman
6 */
7
8 #ifndef ADC_H_
9 #define ADC_H_
10
11 void ADC();
12
13 typedef struct
14 {
15 volatile struct ADC_REGS *AdcRegHandle;
16 Uint32 adc_result0;
17 Uint32 adc_result1;
18 Uint32 adc_result2;
19 Uint16 CurrentMax;
20 Uint16 CurrentMin;
21 Uint16 VoltageMax;
23
24 #endif /* ADC_H_ */

	ePWM Source File		
1	/* * ePWM.c		
3	*		
4	 Created on: 3 apr 2014 Author: Christian Ekman 		
6	*/		
7 8	<pre>#include "DSP28x_Project.h"</pre>		
9 10 11	<pre>void pwm_config(void);</pre>		
12	#define deadband 100; MHz	// 0.67us, Deadband time = deadband/150	
13			
14 15	Vold ePWM() {		
16	// Stop the Time Base Clock		
17 18	EALLOW; SysCtrlBegs PCLKCR0 bit TBCLKSYNC = 0:		
19 20	EDIS;		
21	<pre>// Configure the ePWM1Regs</pre>		
22 23	<pre>pwm_config();</pre>		
24	// Enable the Time Base Clock		
25 26	EALLOW; SystrlBegs PCLKCR0 bit TRCLKSYNC = 1:		
27	EDIS;		
28	}		
30	<pre>void pwm_config()</pre>		
31	{		
33	<pre>Fine Base Clock ePWM1 EPwm1Regs.TBCTL.bit.CTRMODE = TB_COUNT_UPDOWN;</pre>	// Count up/down	
34	EPwm1Regs.TBCTL.bit.PHSEN = TB_DISABLE;	// Disable phase loading	
35	EPwm1Regs.TBCTL.bit.SYNCOSEL = TB_CTR_ZERO;	<pre>// Synchronize with EPWMSYNCI // Bhase is 0</pre>	
37	EPwm1Regs.TBCTR = 0x0000;	// Clear counter	
38	EPwm1Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;	// Clock ratio to SYSCLKOUT	
39 40	<pre>EPwm1Regs.TBCTL.bit.CLKDIV = TB_DIV1;</pre>		
40	// Setup Time Base Clock ePWM2		
42	<pre>EPwm2Regs.TBCTL.bit.CTRMODE = TB_COUNT_UPDOWN;</pre>	// Count up/down	
43 44	EPwm2Regs.TBCTL.bit.PHSEN = TB_ENABLE; EPwm2Regs_TBCTL_bit_SYNCOSEL = TB_SYNC_DISABLE:	// Enable phase loading // Synchronize with EPWMSYNCI	
45	EPwm2Regs.TBPHS.half.TBPHS = 0x0000;	// Phase is 0	
46	EPwm2Regs.TBCTR = 0x0000; $EPwm2Regs.TBCTL bit HSPCLKDTV = TR DTV1.$	// Clear counter	
47	EPwm2Regs.TBCTL.bit.CLKDIV = TB_DIV1;	// CLOCK TALLO LO STSCENOUT	
49 50	EALL OW.	(/ Trip 2000	
50	registers are EALLOW protected	// 111p=201e	
51			
52 53	// Setup trip-zone ePWM1 EPwm1Regs.TZSEL.all = 0x0000:	// Disable trip—zone pins as interrupt	
	sources for ePWM1		
54	EPwm1Regs.TZEINT.bit.OST = 1; of ePWM1	<pre>// Enable one-shot interrupt generation</pre>	
55	EPwm1Regs.TZCTL.bit.TZA = 2; tripped	// Force ePWM1a to low state when	
56	<pre>EPwm1Regs.TZCTL.bit.TZB = 2; tripped</pre>	// Force ePWM1b to low state when	
57	(Tipped		
58 59	<pre>// Setup trip-zone ePWM2 EPwm2Regs.TZSEL.all = 0x0000;</pre>	<pre>// Disable trip—zone pins as interrupt</pre>	
60	sources for ePWM2		
60	ePwm2Regs.T2EINT.Dit.UST = 1; of ePwM2	// Enable one-shot interrupt generation	
61	<pre>EPwm2Regs.TZCTL.bit.TZA = 2; tripped</pre>	// Force ePWM2a to low state when	
62	<pre>EPwm2Regs.TZCTL.bit.TZB = 2; tripped</pre>	<pre>// Force ePWM2b to low state when</pre>	
63 64	EDIS:	// End of	
04	writing to EALLOW protected registers	// End 0T	
65	() Columnated as an address in the TTDD Diffe		
66 67	<pre>// Setup shadow register load on ZERO ePWM1 EPwm1Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW:</pre>	<pre>// Enable shadow register of CMPA</pre>	
68	EPwm1Regs.CMPCTL.bit.SHDWBMODE = CC_SHADOW;	<pre>// Enable shadow register of CMPB</pre>	
69 70	<pre>EPwm1Regs.CMPCTL.bit.LOADAMODE = CC_CTR_ZER0; EPwm1Regs.CMPCTL.bit.LOADBMODE = CC_CTR_ZER0;</pre>	<pre>// Load CMPA into shadow register at CTR = zero // Load CMPB into shadow register at CTR = zero</pre>	

71		
72	<pre>// Setup shadow register load on ZERO ePWM2</pre>	
73	<pre>EPwm2Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW;</pre>	<pre>// Enable shadow register of CMPA</pre>
74	<pre>EPwm2Regs.CMPCTL.bit.SHDWBMODE = CC_SHADOW;</pre>	<pre>// Enable shadow register of CMPB</pre>
75	<pre>EPwm2Regs.CMPCTL.bit.LOADAMODE = CC_CTR_ZER0;</pre>	<pre>// Load CMPA into shadow register at CTR = zero</pre>
76	<pre>EPwm2Regs.CMPCTL.bit.LOADBMODE = CC_CTR_ZER0;</pre>	<pre>// Load CMPB into shadow register at CTR = zero</pre>
77		
78	<pre>// Setup deadband ePWM1</pre>	
79	<pre>EPwm1Regs.DBCTL.bit.OUT_MODE = DB_FULL_ENABLE;</pre>	<pre>// Both rising and falling edge deadband enabled</pre>
80	EPwm1Regs.DBCTL.bit.POLSEL = DB_ACTV_HIC;	<pre>// Active Hi Complementary</pre>
81	EPwm1Regs.DBCTL.bit.IN_MODE = DBA_RED_DBB_FED;	<pre>// ePWM1a rising edge, ePWM1b falling edge</pre>
82	EPwm1Regs.DBRED = deadband;	<pre>// rising edge time = deadband</pre>
83	EPwm1Regs.DBFED = deadband;	<pre>// falling edge time = deadband</pre>
84	-	
85	// Setup deadband ePWM2	
86	EPwm2Regs.DBCTL.bit.OUT_MODE = DB_FULL_ENABLE;	<pre>// Both rising and falling edge deadband enabled</pre>
87	EPwm2Regs.DBCTL.bit.POLSEL = DB_ACTV_HIC;	// Active Hi Complementary
88	EPwm2Regs.DBCTL.bit.IN_MODE = DBB_RED_DBA_FED;	<pre>// ePWM2b rising edge, ePWM2a falling edge</pre>
89	EPwm2Regs.DBRED = deadband:	// rising edge time = deadband
90	EPwm2Reqs.DBFED = deadband:	// falling edge time = deadband
91	· · · · · · · · · · · · · · · · · · ·	
92	<pre>// Set actions ePWM1</pre>	
93	$EPwm1Regs.AQCTLA.bit.ZRO = AQ_SET;$	<pre>// Set ePWM1a at CTR = ZRO, down count</pre>
94	EPwm1Regs.AQCTLA.bit.PRD = AQ_CLEAR;	// Clear ePWM1a at CTR = PRD, up count
95	$EPwm1Regs.AOCTLB.bit.ZRO = AO_CLEAR:$	<pre>// Clear ePWM1b at CTR = ZRO. down count</pre>
96	<pre>EPwm1Reqs.AQCTLB.bit.PRD = AQ_SET;</pre>	<pre>// Set ePWM1b at CTR = PRD, up count</pre>
97		
98	<pre>// Set actions ePWM2</pre>	
99	EPwm2Reqs.AQCTLA.bit.ZRO = AQ_CLEAR;	// Clear ePWM2a at CTR = ZRO, up count
100	$EPwm2Reqs.AQCTLA.bit.PRD = AQ_SET;$	<pre>// Set ePWM2a at CTR = PRD, down count</pre>
101	EPwm2Regs.AQCTLB.bit.ZR0 = AQ_SET;	<pre>// Set ePWM2b at CTR = ZRO, down count</pre>
102	EPwm2Regs.AQCTLB.bit.PRD = AQ_CLEAR;	<pre>// Clear ePWM2b at CTR = PRD, up count</pre>
103	}	

ePWM Header File



Appendix B

C Code for the Secondary Side

Main Source File

1	/*		
2	* main.c		
3	*/		
4			
5	// Includes		
6	<pre>#include "DSP28x_Project.h"</pre>		
7	<pre>#include "Submodules/eCAP.h"</pre>		
8	<pre>#include "Submodules/ePWM.h"</pre>		
9	<pre>#include "Submodules/ADC.h"</pre>		
10	<pre>#include "Submodules/SPI.h"</pre>		
11	<pre>#include "Submodules/nRF24L01+</pre>	h"	
12	<pre>#include "General/f2833xbmsk.h</pre>	P	
13			
14	<pre>// Functions defined in main.c</pre>		
15	<pre>interrupt void eCAP_isr();</pre>		
16	<pre>interrupt void adc_isr();</pre>		
17	<pre>interrupt void spiRxFifo_Isr()</pre>	;	
18	<pre>interrupt void spiTxFifo_Isr()</pre>	;	
19	<pre>interrupt void IRQ_isr();</pre>		
20	<pre>static void ePWM_update();</pre>		
21	<pre>static void current_eval();</pre>		
22	<pre>static void DC_eval();</pre>		
23	<pre>static void trip_zone();</pre>		
24	<pre>static void clear_trip_zone();</pre>		
25	<pre>static void enable_TX();</pre>		
26	<pre>void disable_TX();</pre>		
27			
28	<pre>#define ComPrimSideCtrMax</pre>	1000000	<pre>// Max value of ComPrimSideCtr</pre>
29	<pre>#define TransmitCtrMax</pre>	1000000	// Max value of TransmitCtr
30			
31	<pre>// Global variables declared i</pre>	n other source files	
32	<pre>extern ADC_INF0 adc_info;</pre>		
33	extern Uint16 rdata;		
34			
35	<pre>// Global variables declared i</pre>	n this source file	
36	Uint16 Init_nRF24L01_ctr = 0;		
37			
38	// nRF variables		
59	static Uintlb gCommandSent = 6	l;	// Determines what stage in KX/IX the program is in
40	<pre>// nRF_action: 0 = transmit, J</pre>	= receive, 2 = flush	IX, 3 = Tlush RX, 4 = reuse IX payload
41 42	Uintl6 nRF_action;		// Determines what happens during IX/RX int
42 42	Uint16 gnRF_IX;		// What's going in the IX butter
43	Uint32 ComPrimSideCtr = 0;		// Counter for trying to contact the primary side
44	UINT32 Transmitter = 0;		// Counter for time since trying to transmit without interrupt
45 4.C	UINTI6 PreviousIX;		// IX from last interrupt
+0	static Uistic shutdow 0		(() do not shut do n.) shut do n
+/	static UINTI6 Shutdown = 0;		// U = dO NOT SNUT dOWN, I = SNUT dOWN
+ð 40	world main()		
+7 50	voia main()		
50	1 // Initialize System (ontrol.	
52	// DLL WatchDog opp	le Perinheral Clocks	
52 53	// This function is for	und in the DSD20224 Se	sctrl c file
55	// 1115 10100101 15 10	unu in the Dorzooox_oy	SULLUE ILLE.

InitSvsCtrl(): // Change the frequency of the hi speed clock EALLOW; SysCtrlRegs.HISPCP.all = 2; // HSPCLK = SYSCLKOUT/ADC_MODCLK EDIS; // Initialize GPI006, pin 13, for EPWMSYNCI // These functions are in the DSP2833x_EPwm.c file InitEPwmSyncGpio(); // Initialize GPI005, pin 12, for eCAP1
// These functions are in the DSP2833x_ECap.c file InitECap1Gpio(); // Initialize GPI054 to GPI057 for SPI-A // These functions are in the DSP2833x_Spi.c file InitSpiaGpio(); // Initialize GPIO pins for extra SPI features EALLOW; EALLOW; // Initialize GPI059 for SPI-A pin CE GpioCtrlRegs.GPBMUX2.bit.GPI059 = 0; GpioCtrlRegs.GPBDIR.bit.GPI059 = 1; GpioCtrlRegs.GPBPUD.bit.GPI059 = 1; // Set as GPIO pin // Set as output // Disable pull—up resistance // Initialize GPI058 for SPI—A pin IRQ GpioCtrlRegs.GPBMUX2.bit.GPI058 = 0; // Set as GPIO pin GpioCtrlRegs.GPBDIR.bit.GPI058 = 0; // Set as input // Synchronize with SYSCLKOUT // Enable pull-up resistance GpioCtrlRegs.GPBQSEL2.bit.GPI058 = 0; GpioCtrlRegs.GPBPUD.bit.GPI058 = 0; // XINT3 from GPI058 - IRQ GpioIntRegs.GPIOXINT3SEL.bit.GPIOSEL = 0x1A; EDIS; // Configure XINT3
XIntruptRegs.XINT3CR.bit.ENABLE = 1; // Enable interrupt XINT3 XIntruptRegs.XINT3CR.bit.POLARITY = 0; // Interrupt generated on falling edge // Disable CPU interrupts DINT: // Initialize the PIE control registers to their default state. // The default state is all PIE interrupts disabled and flags are cleared. // This function is found in the DSP2833x_PieCtrl.c file. InitPieCtrl(); // Disable CPU interrupts and clear all CPU interrupt flags: IER = 0x0000; $IFR = 0 \times 0000;$ // Initialize the PIE vector table with pointers to the shell Interrupt Service Routines (ISR).
// This will populate the entire table.
// The shell ISR routines are found in DSP2833x_DefaultIsr.c.
// This function is found in DSP2833x_PieVect.c. InitPieVectTable(); // Initialize the ADC submodule InitAdc(); // Interrupts that are used in this example are re-mapped to ISR functions found within this file. EALLOW: PieVectTable.ECAP1_INT = &eCAP_isr; // Enable interrupts from the eCAP PievectTable.ADCINT = &adc.isr; PievectTable.SPIRXINTA = &spiRxFifo_Isr; PievectTable.SPITXINTA = &spiTxFifo_Isr; PievectTable.XINT3 = &IRQ_isr; // Enable Interrupts from the ADC
// Enable Interrupts from FIFO receiving SPI-A EDIS: // Configure and start the eCAP submodule eCAP(); // Configure and start the ADC submodule ADC(): // Configure and start the ePWM submodule ePWM(); // Configure the SPI—A submodule SPI(); // Enable CPU INT4 which is connected to eCAP1 INT: IER |= M_INT4; // Enable CPU INT1 which is connected to ADC INT:

54

134

137 IER |= M_INT1: 138 139 // Enable CPU INT6 which is connected to SPI-A INT IER |= M_INT6; 140 // Enable CPU INT6 which is connected to XINT3
IER |= M_INT12; 141 142 // Enable eCAP INTn in the PIE: Group 4 interrupt 1
PieCtrlRegs.PIEIER4.bit.INTx1 = 1;
// Enable ADC INTn in the PIE: Group 1 interrupt 6
PieCtrlRegs.PIEIER1.bit.INTx6 = 1;
// Enable SPIRXINTA in the PIE: Group 6 interrupt 1 143 144 145 146 147 148 149 // Enable SPITXINTA in the PIE: Group 6 interrupt 2 PieCtrlRegs.PIEIER6.bit.INTx2 = 1;
// Enable XINT3 in the PIE: Group 12 interrupt 1 150 PieCtrlRegs.PIEIER12.bit.INTx1 = 1; 153 154 // Enable Global Interrupts EINT; 155 156 157 // start of conversion 158 AdcRegs.ADCTRL2.bit.SOC_SEQ1 = 1; 159 160 // Delay the ePWM submodule in order to put out the correct frequency 161 DELAY_US(1000000L); 162 163 // Initialize GPIO pins for ePWM1 164 // These functions are in the DSP2833x_EPwm.c file // Here instead of earlier to introduce delay 165 166 // to ePWM in order to start with correct frequency and phase 167 InitEPwm1Gpio(); 168 169 // Initialize GPIO pins for ePWM2 // These functions are in the DSP2833x_EPwm.c file
// Here instead of earlier to introduce delay
// to ePWM in order to start with correct frequency and phase 171 172 173 174 InitEPwm2Gpio(); 175 // Keep the MCU busy so it doesn't do anything stupid 176 for(;;); } 178 179 interrupt void eCAP_isr() 180 { 181 // Update the configuration of the ePWM submodule ePWM_update(); 182 183 184 // Reset interrupt settings ECap1Regs.ECCLR.bit.CEVT4 = 1; ECap1Regs.ECCLR.bit.INT = 1; 185 // Interrupt after 4 events 186 // Clear interrupts ECap1Regs.ECCTL2.bit.REARM = EC_ARM; 187 // Re-arm the eCAP one-shot 188 // Acknowledge further interrupts from group 4
PieCtrlRegs.PIEACK.all |= PIEACK_GROUP4; 189 190 191 } 192 193 interrupt void adc_isr() 194 { 195 // Evaluate current current_eval(&adc_info); 196 197 198 // Evaluate DC voltage 199 DC_eval(&adc_info); 200 // Clear INT flag for this timer
AdcRegs.ADCST.bit.INT_SEQ1_CLR = 1; 201 202 203 // Acknowledge further interrupts from group 1
PieCtrlRegs.PIEACK.all |= PIEACK_GROUP1; 204 205 206 } 207 208 interrupt void spiTxFifo_Isr() 209 { 210 if(Init_nRF24L01_ctr < 33)</pre> { 212 213 // Set CE pin low
GpioDataRegs.GPBCLEAR.bit.GPI059 = 1; 214 215 Init_nRF24L01(Init_nRF24L01_ctr); // Continue initializing radio Init_nRF24L01_ctr++; // increment counter 218 219 // Clear Interrupt flag

```
SpiaReqs.SPIFFTX.bit.TXFFINTCLR=1:
                  // Acknowledge further interrupts from group 6
                  PieCtrlRegs.PIEACK.all |= PIEACK_GROUP6;
                  return:
        }
         switch(nRF_action)
         case 0:
                                                                                                                                         // Action =
                transmit
                  if(gCommandSent < 4)</pre>
                  {
                           Transmit_nRF24L01(gnRF_TX, &gCommandSent);
                  }
                  // All registers set up for transmission
else if(gCommandSent == 4)
                  {
                           GpioDataRegs.GPBSET.bit.GPI059 = 1;
                                                                                                             // Set CE high to enable TX
                           gCommandSent = (gCommandSent + 1) % 8;
                                                                                                   // Increment value every interrupt
                  }
                  // if transmission is not yet finished
else if(gCommandSent == 5 && PieCtrlRegs.PIEIFR12.bit.INTx1 == 0)
                  {
                           GpioDataRegs.GPBCLEAR.bit.GPI059 = 1;
                                                                                                    // Disable RX/TX mode by setting CE low
                           // If TX payload hasn't been received after TransmitCtrMax interrupts
if(TransmitCtr == (Uint32)TransmitCtrMax)
                           {
                                    SpiaRegs.SPITXBUF = (Uint16)REUSE_TX_PL << 8; // Re-use previous TX payload</pre>
                                    GpioDataRegs.GPBSET.bit.GPI059 = 1;
                                                                                                              // Set CE high to enable TX
                           TransmitCtr = (TransmitCtr + 1) % (Uint32)TransmitCtrMax;
                  // If transmission is finished
                  else if(gCommandSent == 5 && PieCtrlRegs.PIEIFR12.bit.INTx1 == 1)
                  {
                           Transmit_nRF24L01(gnRF_TX, &gCommandSent);
                  }
                  else if(gCommandSent == 6)
                  {
                           Transmit_nRF24L01(gnRF_TX, &gCommandSent);
                  else if(gCommandSent == 7)
                  {
                           PieCtrlRegs.PIEACK.all |= PIEACK.GROUP12;
gCommandSent = (gCommandSent + 1) % 8;
nRF_action = 2;
                                                                                                    // Acknowledge further interrupts from group 12
// Increment value every interrupt
                                                                                                                                // Action = Flush TX
                  break;
         case 1:
                                                                                                                                // Action = Receive
                  if(gCommandSent < 4)</pre>
                  {
                           Receive_nRF24L01(&gCommandSent);
                  }
                  else if(gCommandSent == 4)
                  {
                           GpioDataRegs.GPBSET.bit.GPI059 = 1;
                                                                                                    // Set CE high to enable TX
                           *CommandSent = (*CommandSent + 1) % 6;
                                                                                          // Increment value every case
                  3
                  break;
                                                                                                                               // Action = Flush TX
         case 2:
                  flushTX_nRF24L01(gnRF_TX);
                  nRF_action = 1;
                                                                                                                      // Action = Receive
                  break;
         default:
                  break;
        }
         // Clear Interrupt flag
         SpiaRegs.SPIFFTX.bit.TXFFINTCLR=1;
        // Acknowledge further interrupts from group 6
PieCtrlRegs.PIEACK.all |= PIEACK_GROUP6;
interrupt void spiRxFifo_Isr()
         switch(nRF_action)
         case 1:
                  if(gCommandSent == 5 && PieCtrlRegs.PIEIFR12.bit.INTx1 == 1)
                  {
                           rdata = SpiaRegs.SPIRXBUF;
                                                                                                             // Read receive data
```

223 224

}

{

300

302 *CommandSent = (*CommandSent + 1) % 6: // Increment value every case 303 304 break; 305 default: 306 break: 307 } 308 // If primary side is trying to start charging and the current is sufficiently high
if(rdata == 0x6666 && shutdown == 0 && adc_info.adc_result0 < adc_info.ChargeCurrLim)</pre> 309 310 311 312 { clear_trip_zone(): 313 314 } // Unknown message 315 316 else; // Clear Overflow flag
SpiaRegs.SPIFFRX.bit.RXFFOVFCLR=1; 317 318 319 320 // Clear Interrupt flag SpiaRegs.SPIFFRX.bit.RXFFINTCLR=1; // Acknowledge further interrupts from group 6 321 322 323 324 PieCtrlRegs.PIEACK.all |= PIEACK_GROUP6; } 325 326 327 328 interrupt void IRQ_isr() GpioDataRegs.GPBCLEAR.bit.GPI059 = 1; // Disable RX/TX mode by setting CE low 329 330 TransmitCtr = 0; // Set counter to zero for next transmit attempt 331 332 enable_TX(); 333 334 } static void ePWM_update() 336 337 { // Time of first rising edge
// Time of first falling edge
// Time of second rising edge Uint32 t1; 338 339 Uint32 t2; Uint32 t3; 340 Uint32 Period; // Period time, 1/freq 341 Uint32 Duty; // Duty cycle 342 // Save time stamps to variables 343 t1 = ECap1Regs.CAP1; t2 = ECap1Regs.CAP2; 344 345 346 347 t3 = ECap1Regs.CAP3; 348 // Calculate period time and duty cycle
Period = (t3-t1)/2; 349 // divided by 2 because of updown counter mode Duty = (t2-t1)/2; 350 // divided by 2 because of updown counter mode 351 // Set frequency of ePWM
EPwm1Regs.TBPRD = Period & 0xFFFF; 352 353 // ((t3-t1)/2)*150MHz, & 0xFFFF 32-bit to 16-bit register EPwm2Regs.TBPRD = Period & 0xFFFF; 354 // ((t3-t1)/2)*150MHz 355 // Set Compare values ePWM1
EPvm1Regs.CMPA.half.CMPA = Duty & 0xFFFF;
EPvm1Regs.CMPB = Duty & 0xFFFF; 356 357 358 359 // Set compare values ePWM2
EPwm2Regs.CMPA.half.CMPA = Duty & 0xFFFF;
EPwm2Regs.CMPB = Duty & 0xFFFF; 360 361 362 363 364 } static void current_eval(ADC_INF0 *adc_info) 365 366 367 { // Save the ADC input to variable 368 adc_info->adc_result0 = AdcRegs.ADCRESULT0>>4; // Bit shift ADCRESULT0 4 steps because it's a 12 bit register, not 16 bit 369 // Evaluate if current is too high 371 372 if(adc_info->adc_result0 < adc_info->CurrentMax && shutdown == 0) { 373 374 trip_zone(); shutdown = 1: 11 gnRF_TX = 0xEEEE; 375 376 // Set transmit data nRF_action = 0; enable_TX(); // Set nRF to transmit
// Enable nRF transmit 377 378 return; 379 } 380 }

```
381
382
383
       static void DC_eval(ADC_INF0 *adc_info)
       {
384
                 // Save the ADC input to variable
adc_info->adc_result1 = AdcRegs.ADCRESULT1>>4;
385
                                                                                    // Bit shift ADCRESULT1 4 steps because it's a 12 bit register. not 16
                         bit
386
                 // Evaluate if DC voltage is too high
if(adc_info->adc_result1 > adc_info->VoltageMax && shutdown == 0)
387
388
389
390
                 {
                           trip_zone():
391
392
                          // shutdown = 1;
gnRF_TX = 0xEEEE;
                                                                                                                            // Set transmit data
                                                                                                                            // Set nRF to transmit
// Enable nRF transmit
393
                           nRF_action = 0;
394
                           enable_TX();
305
                           return;
396
                 }
                 // If the charging current is too low and both trip-zone and shutdown is off
else if(adc_info->adc_result0 > adc_info->CurrentMin && EPwm1Regs.TZFLG.bit.0ST == 0 && shutdown == 0)
397
398
399
                 {
400
                           gnRF_TX = 0x8888;
                                                                                                                            // Set transmit data
                           trip_zone();
if(gnRF_TX == PreviousTX)
401
                                                                                                                            // Shut down ePWM
402
403
                           {
404
                                    return;
405
                          }
406
                          nRF_action = 0;
                                                                                                                            // Set nRF to transmit
407
408
                                                                                                                            // Enable nRF transmit
                           enable_TX();
409
                           PreviousTX = anRF_TX:
                                                                                                                  // So it knows this is not a new event
410
                           return;
411
                 }
// if trip-zone is on and the battery is not fully charged
412
                 else if(adc_info->adc_result1 < adc_info->ChargeVoltLim && EPwm1Regs.TZFLG.bit.OST == 1 && shutdown == 0)
413
414
                 {
                           qnRF_TX = 0x5555;
415
                                                                                                                           // Set transmit data
416
                           if(GpioDataRegs.GPBCLEAR.bit.GPI059 == 1)
                                                                                              // Communication off
417
                           {
418
                                     switch(ComPrimSideCtr)
                                                                                                                  // Communication primary side counter
419
420
                                     case 0:
                                                                                                                           // Set nRF to transmit
// Enable nRF transmit
                                              nRF_action = 0;
421
422
423
                                              enable_TX();
                                              break:
424
425
                                     default:
                                              break;
426
427
                                    ComPrimSideCtr = (ComPrimSideCtr + 1) % ComPrimSideCtrMax;
428
                          }
429
430
                           return:
431
                 }
                 // if trip-zone is on and the battery is already charged
else if(adc_info->adc_result1 >= adc_info->ChargeVoltLim && EPwm1Regs.TZFLG.bit.0ST == 1 && shutdown == 0)
432
433
434
                 {
435
                           gnRF_TX = 0xA0A0;
                                                                                                                           // Set transmit data
436
                           if(gnRF_TX == PreviousTX)
437
                           {
438
                                    return;
439
                          }
440
441
                          nRF_action = 0;
                                                                                                                            // Set nRF to transmit
442
                           enable_TX();
PreviousTX = gnRF_TX;
                                                                                                                            // Enable nRE to transmit
443
                                                                                                                  // So it knows this is not a new event
444
                           return;
445
                 }
                 // The charger is charging as it is supposed to
446
447
                 else if(shutdown == 0)
448
                 {
449
                           gnRF_TX = 0x3333;
if(gnRF_TX == PreviousTX)
                                                                                                                           // Set transmit data
450
451
                           {
452
                                    return:
453
454
                          }
455
456
                          nRF_action = 0;
enable_TX();
                                                                                                                            // Set nRF to transmit
// Enable nRF transmit
457
458
                           PreviousTX = gnRF_TX;
                                                                                                                  // So it knows this is not a new event
                           return;
459
                 }
460
       }
461
462
       static void trip_zone()
```

```
463
          {
                        EALLOW;
EPwmlRegs.TZFRC.bit.OST = 1;
EPwm2Regs.TZFRC.bit.OST = 1;
EDIS;
464
465
                                                                                                                                                             // Force one-shot trip-zone interrupt on ePWM1
// Force one-shot trip-zone interrupt on ePWM2
466
467
468
469
470
471
472
473
          }
          static void clear_trip_zone()
          {
                         EALLOW;
EPwm1Regs.TZCLR.bit.OST = 1;
EPwm2Regs.TZCLR.bit.OST = 1;
EPwm1Regs.TZCLR.bit.INT = 1;
                                                                                                                                                             // Clear the trip-zone on ePWM1
// Clear the trip-zone on ePWM2
// Clear global interrupt flag on ePWM1
// Clear global interrupt flag on ePWM2
474
475
476
477
478
479
                         EPwm2Regs.TZCLR.bit.INT = 1;
EDIS;
         }
480
          static void enable_TX()
481
          {
                         SpiaRegs.SPICTL.bit.SPIINTENA = 1;
SpiaRegs.SPICTL.bit.TALK = 1;
482
483
                                                                                                                                                              // Enable MOSI pin
484
485
         }
486
          void disable_TX()
487
          {
488
                         SpiaRegs.SPICTL.bit.TALK = 0;
SpiaRegs.SPICTL.bit.SPIINTENA = 0;
                                                                                                                                                              // Disable MOSI pin
489
490
          }
```

Main Header File

```
/∗
∗ main.h
 1
 2
3
       *
       * Created on: 28 apr 2014
* Author: Christian Ekman
 4
5
6
      */
 7
     #ifndef MAIN_H_
8
0
      #define MAIN_H_
10
     void disable_TX();
11
12
13
14
      void enable_TX();
     #endif /* MAIN_H_ */
```

ADC Source File



ADC Header File

1	/*
2	* ADC.h
3	*
4	 Created on: 23 apr 2014
5	 Author: Christian Ekman
6	*/
7	
8	#ifndef ADC_H_
9	#define ADC_H_
10	
11	<pre>void ADC();</pre>
12	
13	typedef struct
14	{
15	<pre>volatile struct ADC_REGS *AdcRegHandle;</pre>
16	<pre>Uint32 adc_result0;</pre>
17	Uint32 adc_result1;
18	Uint16 CurrentMax;
19	Uint16 CurrentMin;
20	Uint16 VoltageMax;
21	Uint16 ChargeVoltLim;
22	Uint16 ChargeCurrLim;
23	}ADC_INF0;
24	
25	#endit /* ADC_H_ */

1	/*	
2	* eCAP.c	
3	*	
4	* Created on: 23 apr 2014	
5	 Author: Christian Ekman 	
6	*/	
7		
8	<pre>#include "DSP28x_Project.h"</pre>	
9	<pre>#include "/General/f2833xbmsk.h"</pre>	
10	//#include "DSP2833x_ECap_defines.h"	
11		
12	<pre>static void eCAP_config();</pre>	
13		
14	void eCAP()	
15	{	
16	// Stop eCAP counter	
17	ECap1Regs.ECEINT.all = 0x0000;	<pre>// Disable all capture interrupts</pre>
18	ECap1Regs.ECCLR.all = 0xFFFF;	<pre>// Clear all CAP interrupt flags</pre>
19	ECap1Regs.ECCTL1.bit.CAPLDEN = CAPLDEN_DISABLE;	<pre>// Disable CAP1—CAP4 register loads</pre>
20	<pre>ECap1Regs.ECCTL2.bit.TSCTRSTOP = EC_FREEZE;</pre>	<pre>// Make sure the counter is stopped</pre>
21		
22	// Configure the eCAP	
23	eCAP_config();	
24		
25	// Start eCAP counter	
26	<pre>ECap1Regs.ECCTL2.bit.TSCTRSTOP = EC_RUN;</pre>	// Start Counter
27	<pre>ECap1Regs.ECCTL2.bit.REARM = EC_ARM;</pre>	// arm one-shot
28	<pre>ECap1Regs.ECCTL1.bit.CAPLDEN = CAPLDEN_ENABLE;</pre>	<pre>// Enable CAP1—CAP4 register loads</pre>
29	<pre>ECap1Regs.ECEINT.bit.CEVT4 = 1;</pre>	<pre>// Interrupt after 4 events</pre>
30	}	
31		
32	<pre>static void eCAP_config()</pre>	
33	{	
34	<pre>// Configure peripheral registers</pre>	
35	ECap1Regs.ECCTL2.bit.CONT_ONESHT = ONE_SHOT_MODE;	// One-shot
36	ECap1Regs.ECCTL2.bit.STOP_WRAP = ONESHT_CAP_EV4;	<pre>// Stop at 4 events</pre>
37	<pre>ECap1Regs.ECCTL1.bit.CAP1POL = CAP1POL_RISING_EDGE;</pre>	// Rising edge
38	ECap1Regs.ECCTL1.bit.CAP2P0L = CAP2P0L_FALLING_EDGE;	// Falling edge
39	<pre>ECap1Regs.ECCTL1.bit.CAP3POL = CAP3POL_RISING_EDGE;</pre>	// Rising edge
40	ECap1Regs.ECCTL1.bit.CAP4P0L = CAP4P0L_FALLING_EDGE;	// Falling edge
41	<pre>ECap1Regs.ECCTL1.bit.CTRRST1 = CTRRST1_ABSOLUTE_TS;</pre>	<pre>// Do not reset counter at t1</pre>
42	ECap1Regs.ECCTL1.bit.CTRRST2 = CTRRST2_ABSOLUTE_TS;	<pre>// Do not reset counter at t2</pre>
43	<pre>ECap1Regs.ECCTL1.bit.CTRRST3 = CTRRST3_ABSOLUTE_TS;</pre>	<pre>// Do not reset counter at t3</pre>
44	ECap1Regs.ECCTL1.bit.CTRRST4 = CTRRST4_DIFFERENCE_TS;	// Do reset counter at t4
45	<pre>ECap1Regs.ECCTL2.bit.SYNCI_EN = SYNCI_DISABLE;</pre>	// Disable sync in
46	<pre>ECap1Regs.ECCTL2.bit.SYNC0_SEL = SYNC0_DISABLE;</pre>	// Pass through
47	ECaplRegs.ECCTL1.bit.PRESCALE = EC_DIV1;	// SYSCLK/1
48	ł	

eCAP Source File

eCAP Header File

- /* * eCAP.h * 1 2 3 4 5 * Created on: 23 apr 2014
 * Author: Christian Ekman 6 7 */ #ifndef ECAP_H_
 #define ECAP_H_ 8 9 10 11 12 13 void eCAP();
- #endif /* ECAP_H_ */

1.		
/* * ePW	4. с	
* * Cre	eated on: 23 apr 2014	
* */	Author: Christian Ekman	
#includ	de "DSP28x_Project.h"	
static	<pre>void ePWM_config();</pre>	
#define	e deadband 76; deadband∗6.6e—9	
void e	PWM()	
ı	// Stop the Time Base Clock	
	EALLUW; SysCtrlRegs.PCLKCR0.bit.TBCLKSYNC = 0; EDIS;	// Disable
	<pre>// Configure the ePWM ePWM_config();</pre>	
	// Enable the Time Base Clock	
	SysCtrlRegs.PCLKCR0.bit.TBCLKSYNC = 1; FDTS:	// Enable ·
}		
static {	<pre>void ePWM_config()</pre>	
	// Setup Time Base Clock ePWM1	// Count un/down
	EPwm1Regs.TBCTL.bit.PHSEN = TB_ENABLE;	// Enable
	EPwm1Regs.TBCTL.bit.SYNCOSEL = TB_SYNC_IN; EPwm1Regs.TBPHS_balf_TBPHS = 0x0000.	// Synchrom // Phase i
	EPwm1Regs.TBCTL.bit.PHSDIR = 1;	//
	<pre>EPwmlRegs.TBCTR = 0x0000; EPwmlRegs.TBCTL.bit.HSPCLKDIV = TB_DIV1; EPwmlRegs.TBCTL.bit.CLKDIV = TB_DIV1;</pre>	// Clear c // Clock r
	// Setup Time Base Clock ePWM2	() Country (down
	EPwm2Regs.TBPRD = (75*1.0E+6)/(50*1.0E+3); (2D)/SYSCIKOUT = 1/freq	// Count up/down // Set ini
	EPwm2Regs.TBCTL.bit.PHSEN = TB_ENABLE;	// Enable
	EPwm2Regs.TBCTL.bit.SYNCOSEL = TB_SYNC_DISABLE;	// Synchronize with
	EPwm2Regs.TBCTL.bit.PHSDIR = 1;	// 11036 1.
	EPwm2Regs.TBCTR = 0x0000; EPwm2Peors TBCTL bit HSPCLKDTV = TB DTV1:	// Clock r
	EPwm2Regs.TBCTL.bit.CLKDIV = TB_DIV1;	// CLOCK 1
	EALLOW; registers are EALLOW protected	
	// Setup trip—zone ePWM1	
	EPwm1Regs.TZSEL.all = 0x0000;	//
	EPwm1Regs.TZEINT.bit.OST = TZ_ENABLE;	// Enable
	EPwmlRegs.TZCTL.bit.TZA = TZ_FORCE_L0; EPwmlRegs.TZCTL.bit.TZB = TZ_FORCE_L0;	// Force el // Force el
	<pre>// Setup trip-zone ePWM2 EPwm2Regs.TZSEL.all = 0x0000;</pre>	//
	sources for ePWM2	// Enable
	EPwmERegs.TZCTL.bit.TZA = TZ_FORCE_L0; EPwmERegs.TZCTL.bit.TZB = TZ_FORCE_L0;	// Force el // Force el
	EDIS;	
	writing to EALLOW protected registers	
	<pre>// Setup shadow register load on ZERO ePWM1 EPwm1Reqs.CMPCTL.bit.SHDWAMODE = CC_SHADOW</pre>	// Fnable
	EPwm1Regs.CMPCTL.bit.SHDWBMODE = CC_SHADOW;	// Enable
	<pre>EPwm1Regs.CMPCTL.bit.LOADAMODE = CC_CTR_ZER0; EPwm1Regs.CMPCTL.bit.LOADBMODE = CC_CTR_ZER0;</pre>	<pre>// Load CMPA into : // Load CMPB into :</pre>
	// Setup shadow register load on ZERO ePWM2	

ePWM Source File

// 0.5us. Deadband time =

// Disable time base clock synchronization

// Enable time base clock synchronization

// Count up/down
 // Set initial time base period (50 kHz output)
 // Enable phase loading
// Synchronize with EPWMSYNCI
 // Phase is 0

// Count up after sync // Clear counter // Clock ratio to SYSCLKOUT

// Trip—zone

// Disable trip—zone pins as interrupt

// Enable one—shot interrupt generation of ePWM1
// Force ePWM1a to low state when tripped
// Force ePWM1b to low state when tripped

// Disable trip-zone pins as interrupt

// Enable one-shot interrupt generation of ePWM2
// Force ePWM2a to low state when tripped
// Force ePWM2b to low state when tripped

// End of

// Enable shadow register of CMPA // Enable shadow register of CMPB // Load CMPA into shadow register at CTR = zero // Load CMPB into shadow register at CTR = zero

 $\begin{array}{c} 13\\ 14\\ 15\\ 16\\ 17\\ 18\\ 20\\ 21\\ 22\\ 23\\ 24\\ 25\\ 26\\ 27\\ 28\\ 29\\ 30\\ 31\\ 32\\ 33\\ 34\\ 35\\ 36\\ 37\\ 38\\ 39\\ 40\\ 41\\ 42\\ 43\\ 44\\ \end{array}$

76		EPwm2Reqs.CMPCTL.bit.SHDWAMODE = CC.SHADOW:	// Enable shadow register of CMPA
77		EPwm2Regs (MPCTL bit SHDWBMODE = CC SHADOW)	// Enable shadow register of CMPB
78		EPwm2Regs (MPCTL bit LOADAMODE = CC CTR 7ERO)	// Load (MPA into shadow register at CTR = zero
79		$EP_{wm} 2R_{eqs} (MPCT) hit = I (ADBMODE) = CC (CTR (7ERO))$	// Load CMPB into shadow register at CTB = zero
80			// Edd chib into shadow register at chi - zero
81		// Setup deadband ePWM1	
82		EPwm1Regs.DBCTL.bit.OUT_MODE = DB_FULL_ENABLE;	<pre>// Both rising and falling edge deadband enabled</pre>
83		EPwm1Regs.DBCTL.bit.POLSEL = DB_ACTV_HIC;	<pre>// Active Hi Complementary</pre>
84		EPwm1Regs.DBCTL.bit.IN_MODE = DBA_RED_DBB_FED;	<pre>// ePWM1a rising edge, ePWM1b falling edge</pre>
85		EPwm1Regs.DBRED = deadband;	<pre>// rising edge time = deadband</pre>
86		EPwm1Regs.DBFED = deadband;	<pre>// falling edge time = deadband</pre>
87		5 ·	
88		// Setup deadband ePWM2	
89		EPwm2Regs.DBCTL.bit.OUT_MODE = DB_FULL_ENABLE;	// Both rising and falling edge deadband enabled
90		EPwm2Regs.DBCTL.bit.POLSEL = DB_ACTV_HIC;	// Active Hi Complementary
91		EPwm2Regs.DBCTL.bit.IN_MODE = DBB_RED_DBA_FED;	<pre>// ePWM2b rising edge, ePWM2a falling edge</pre>
92		EPwm2Regs.DBRED = deadband:	// rising edge time = deadband
93		EPwm2Regs.DBFED = deadband;	// falling edge time = deadband
94		5 ·	
95		// Set Compare values ePWM1	
96	11	EPwm1Regs.CMPA.half.CMPA = EPwm1Regs.TBPRD/2;	<pre>// Set initial compare A value</pre>
97	11	EPwm1Regs.CMPB = EPwm1Regs.TBPRD/2;	<pre>// Set initial compare B value</pre>
98			
99		// Set compare values ePWM2	
100		EPwm2Regs.CMPA.half.CMPA = EPwm2Regs.TBPRD/2;	<pre>// Set initial compare A value</pre>
101		EPwm2Regs.CMPB = EPwm2Regs.TBPRD/2;	<pre>// Set initial compare B value</pre>
102			
103		// Set actions ePWM1	
104		EPwm1Regs.AQCTLA.bit.ZR0 = AQ_SET;	<pre>// Clear ePWM1A on event A, down count</pre>
105		EPwm1Regs.AQCTLA.bit.PRD = AQ_CLEAR;	<pre>// Set ePWM1A on event A, up count</pre>
106		EPwm1Regs.AQCTLB.bit.ZR0 = AQ_SET;	<pre>// Clear ePWM1B on event B, down count</pre>
107		EPwm1Regs.AQCTLB.bit.PRD = AQ_CLEAR;	<pre>// Set ePWM1A on event B, up count</pre>
108			
109		// Set actions ePWM2	
110		EPwm2Regs.AQCTLA.bit.ZR0 = AQ_CLEAR;	<pre>// Clear ePWM2A on event B, up count</pre>
111		EPwm2Regs.AQCTLA.bit.PRD = AQ_SET;	<pre>// Set ePWM2a on event B, down count</pre>
112		EPwm2Regs.AQCTLB.bit.ZR0 = AQ_CLEAR;	<pre>// Clear ePWM2b on event A, down count</pre>
113		EPwm2Regs.AQCTLB.bit.PRD = AQ_SET;	<pre>// Set ePWM2b on event A, up count</pre>
114	}		

ePWM Header File

1 /*
2 * ePWM.h
3 *
4 * Created on: 23 apr 2014
5 * Author: Christian Ekman
6 */
7
8 #ifndef EPWM_H_
9 #define EPWM_H_
10
11 void ePWM();
12
13 #endif /* EPWM_H_ */

/*		
* SPI.c		
* Creat	ed on: 23 apr 2014	
* A	uthor: Christian Ekman	
*/		
<pre>#include <dsp28x_project.h> #include "SPI.h"</dsp28x_project.h></pre>		
Uintl6 rdata;		// Receive data buffer
void SPI()	
· /	/ Reset SPI	
S	<pre>piaRegs.SPICCR.bit.SPISWRESET=0;</pre>	// Reset SPI
,	/ Configure transmission settings	
/ S	piaRegs.SPICCR.bit.CLKP0LARITY = 1:	// Data is output on falling edge and input on rising edge
S	<pre>piaRegs.SPICCR.bit.SPILBK = 0;</pre>	// Enable loop back mode
S	<pre>piaRegs.SPICCR.bit.SPICHAR = 0x7;</pre>	<pre>// 8 bit character length initially</pre>
/	/ Configure SPI run settings	
, S	piaRegs.SPICTL.bit.OVERRUNINTENA = 0:	// Disable receiver overrun interrupts
S	<pre>piaRegs.SPICTL.bit.CLK_PHASE = 0;</pre>	<pre>// SPICLK signal delayed by a half-cycle</pre>
S	<pre>piaRegs.SPICTL.bit.MASTER_SLAVE = 1;</pre>	// SPI configured as a master
5	plaRegs.SPICIL.blt.lALK = 1; plaRegs_SPICIL_bit_SPIINTENA = 1:	// Enable transmission // Enable SPT_A interrunt
5	proved state in the state of th	// Endete SFI A Interrupt
/	/ Set bit transfer rate	
S	piaRegs.SPIBRR = 0x007F;	<pre>// SPI Baud Rate = LSPCLK/128 for SPIBRR = 0x7F</pre>
/	/ Configure transmission settings	
S	<pre>piaRegs.SPIFFTX.bit.TXFFIL = 0x2;</pre>	<pre>// Transmit FIF0 interrupt level 2 words, interrupt when TXFFST ==</pre>
	TXFFIL	
5	plaRegs.SPIFFIX.blt.IXFFIENA = 1; plaRegs_SPIFFIX_bit_TXFFST = 0:	// Enable IX FIFU interrupt based on IXFFSI == IXFFIL // Transmit FIFD is empty
S	piaRegs.SPIFFTX.bit.TXFIF0 = 0;	// Reset FIFO pointer to zero
S	<pre>piaRegs.SPIFFTX.bit.SPIFFENA = 1;</pre>	// Enable SPI FIFO enhancements
S	<pre>piaRegs.SPIFFTX.bit.SPIRST = 1;</pre>	<pre>// Resume SPI FIFO transmit or receive</pre>
/	/ Configure receive settings	
S	<pre>piaRegs.SPIFFRX.bit.RXFFIL = 0x1;</pre>	<pre>// Receive FIFO interrupt level 1 word, interrupt when RXFFST == RXFFIL</pre>
S	<pre>piaRegs.SPIFFRX.bit.RXFFIENA = 1;</pre>	<pre>// Enable RX FIFO interrupt based on RXFFST == RXFFIL</pre>
5	plaRegs.SPIFFRX.bit.RXFFST = 0;	// Receive FIFO is empty
3	planeys.sriftm.bit.norifonesei = 0,	// Reset FIFO pointer to zero
/	/ Setup FIFO transmit delay bits	
S	piaRegs.SPIFFCT.all=0x05;	<pre>// 5 clk cycles delay between transfer from FIFO transmit buffer</pre>
	to transmit shift	
/	/ Configure emulation settings	
S	<pre>piaRegs.SPIPRI.all=0x0010;</pre>	<pre>// Finish the current operation then stop, if emulation hits</pre>
	breakpoint	
/	/ Enable SPI	
S	<pre>piaRegs.SPICCR.bit.SPISWRESET=1;</pre>	// Enable SPI
-		
S	<pre>plakegs.SPIFFIX.bit.IXFIF0=1; plakegs_SPIFFRX_bit_RXFIF0RESET=1.</pre>	// Re-enable transmit FIFU operation // Re-enable receive FIFO operation
}	pranego tor in manore and in UNEDET=1,	,, he endsterreerverriv operation

SPI Source File

SPI Header File

1 /*
2 * SPI.h
3 *
4 * Created on: 23 apr 2014
5 * Author: Christian Ekman
6 */
7
8 #ifndef SPI_H_
9 #define SPI_H_
10
11 void SPI();
12
13 #endif /* SPI_H_ */

 $\begin{array}{c}1\\2\\3\\4\\5\\6\\7\\8\\9\\10\\11\\12\\13\\14\\15\\16\\17\\8\\19\\20\\21\\22\\23\\24\\25\\26\\27\\28\\29\\30\\31\\32\\33\\34\end{array}$

/* * nRF24101+.c
* * * 22 cm 2014
* Created on: 25 apr 2014 * Author: Christian Ekman */
<pre>#include "nRF24L01+.h" #include "/main.h"</pre>
extern Uint16 nRF_action;
<pre>void Init_nRF24L01(Uint16 init_ctr) </pre>
switch(init_ctr)
t case θ:
<pre>// Write to config register SpiaRegs.SPICCR.bit.SPICHAR = 0x7; // 8 bit characters SPI SpiaRegs.SPITXBUF = (Uintl6)(W_REGISTER nRF24L01_CONFIG) << 8; return;</pre>
<pre>case 1: SpiaRegs.SPITXBUF = (Uint16)CONFIG_INIT << 8;</pre>
return; case 2:
<pre>// Write to enable auto acknowledgement register SpiaRegs.SPITXBUF = (Uint16)(W_REGISTER nRF24L01_EN_AA) << 8; return;</pre>
<pre>case 3: SpiaRegs.SPITXBUE = (Uint16)EN AA INIT << 8:</pre>
return;
<pre>case 4: // Write to enabled RX addresses register SpiaRegs.SPITXBUF = (Uint16)(W_REGISTER nRF24L01_EN_RXADDR) << 8; return;</pre>
<pre>case 5: SpiaRegs.SPITXBUF = (Uint16)EN_RXADDR_INIT << 8;</pre>
return; case 6:
<pre>// Write to address widths register SpiaRegs.SPITXBUF = (Uint16)(W_REGISTER nRF24L01_SETUP_AW) << 8; return;</pre>
<pre>case /: SpiaRegs.SPITXBUF = (Uint16)SETUP_AW_INIT << 8; return;</pre>
case 8:
<pre>SpiaRegs.SPITXBUF = (Uint16)(W_REGISTER nRF24L01_SETUP_RETR) << 8; return; rase 9:</pre>
<pre>SpiaRegs.SPITXBUF = (Uint16)SETUP_RETR_INIT << 8; return;</pre>
case 10: // Write to radio frequency register
<pre>SpiaRegs.SPITXBUF = (Uint16)(W_REGISTER nRF24L01_RF_CH) << 8; return; core ll:</pre>
SpiaRegs.SPITXBUF = (Uint16)RF_CH_INIT << 8; return;
<pre>case 12: // Write to RF setup register SpiaRegs.SPITXBUF = (Uint16)(W_REGISTER nRF24L01_RF_SETUP) << 8; return:</pre>
<pre>case 13: SpiaRegs.SPITXBUF = (Uint16)RF_SETUP_INIT <<8; return;</pre>
<pre>case 14: // Write to status register SpiaRegs.SPITXBUF = (Uint16)(W_REGISTER nRF24L01_STATUS) << 8; return:</pre>
<pre>case 15: SpiaRegs.SPITXBUF = (Uint16)STATUS_INIT << 8; return;</pre>
<pre>case 16: // Write to receive address data pipe 0 register SpiaRegs.SPITXBUF = (Uint16)(W_REGISTER nRF24L01_RX_ADDR_P0) << 8; SpiaRegs.SPICCR.bit.SPICHAR = 0xF;</pre>
<pre>case 17: SpiaRegs.SPITXBUF = RX_ADDR_P0_INIT >> 16;</pre>

nRF24L01+ Source File

```
case 18:
                    SpiaRegs.SPITXBUF = RX_ADDR_P0_INIT & 0xFFFF; // least significant 2 bytes (out of 4)
                    SpiaRegs.SPICCR.bit.SPICHAR = 0x7;
                                                                                                 // 8 bit characters SPI next case
                    return;
         case 19:
                   // Write to receive address data pipe 1 register
SpiaRegs.SPITXBUF = (Uint16)(W_REGISTER | nRF24L01_RX_ADDR_P1) << 8;</pre>
                    SpiaRegs.SPICCR.bit.SPICHAR = 0xF;
                                                                                                 // 16 bit characters SPI next case
                    return;
          case 20:
                   SpiaRegs.SPITXBUF = RX_ADDR_P1_INIT >> 16;
                                                                                       // most significant 2 bytes (out of 4)
                    return;
         case 21:
                   .

SpiaRegs.SPITXBUF = RX_ADDR_P1_INIT & 0xFFFF; // least significant 2 bytes (out of 4)

SpiaRegs.SPICCR.bit.SPICHAR = 0x7; // 8 bit characters SPI
                                                                                                 // 8 bit characters SPI next case
                    return;
         case 22:
                   // Write to transmit address register
SpiaRegs.SPITXBUF = (Uint16)(W_REGISTER | nRF24L01_TX_ADDR) << 8;
                    SpiaRegs.SPICCR.bit.SPICHAR = 0xF;
                                                                                                 // 16 bit characters SPI next case
                    return;
         case 23:
                    SpiaRegs.SPITXBUF = TX_ADDR_INIT >> 16;
                                                                                       // most significant 2 bytes (out of 4)
                    return;
         case 24:
                   SpiaRegs.SPITXBUF = TX_ADDR_INIT & 0xFFFF;
SpiaRegs.SPICCR.bit.SPICHAR = 0x7;
                                                                                       return:
         case 25:
                   // Write to number of bytes in RX payload data pipe 0 register
SpiaRegs.SPITXBUF = (Uint16)(W_REGISTER | nRF24L01_RX_PW_P0) << 8;</pre>
                    return;
         case 26:
                    SpiaRegs.SPITXBUF = (Uint16)RX_PW_P0_INIT << 8;</pre>
                    return;
         case 27:
                   // Write to number of bytes in RX payload data pipe 1 register
SpiaRegs.SPITXBUF = (Uint16)(W_REGISTER | nRF24L01_RX_PW_P1) << 8;</pre>
                    return;
         case 28:
                   SpiaRegs.SPITXBUF = (Uint16)RX_PW_P1_INIT << 8;</pre>
                   return;
          case 29:
                    // Write to enable dynamic payload length register
                    SpiaRegs.SPITXBUF = (Uint16)(W_REGISTER | nRF24L01_DYNPD) << 8;</pre>
                    return;
         case 30:
                   SpiaRegs.SPITXBUF = (Uint16)DYNPD_INIT << 8;</pre>
                    return;
         case 31:
                   // Write to the feature register
SpiaRegs.SPITXBUF = (Uint16)(W_REGISTER | nRF24L01_FEATURE) << 8;</pre>
                    return;
         case 32:
                    SpiaRegs.SPITXBUF = (Uint16)FEATURE_INIT << 8;</pre>
                   return;
         default:
                   return;
         }
}
void Transmit_nRF24L01(Uint16 nRF_TX,Uint16 *CommandSent)
{
          switch(*CommandSent)
          case 0:
                   // Write to config register
SpiaRegs.SPITXBUF = (Uint16)(W_REGISTER | nRF24L01_CONFIG) << 8;</pre>
                   break;
          case 1:
                    SpiaRegs.SPITXBUF = (Uint16)CONFIG_TX << 8:</pre>
                                                                                       // Change nRF to TX mode
                    break;
         case 2:
                    SpiaRegs.SPITXBUF = (Uint16)W_TX_PAYLOAD << 8;</pre>
                    SpiaRegs.SPICCR.bit.SPICHAR = 0xF;
                                                                                                 // 16 bit characters SPI next case
                    break;
                                                                                                                              // Last before TX
         case 3:
                   SpiaRegs.SPITXBUF = nRF_TX;
SpiaRegs.SPICCR.bit.SPICHAR = 0x7;
                                                                                                           // Load TX payload into buffer
                                                                                                 // 8 bit characters SPI next case
                    break:
                                                                                                                              // First after TX
         case 5:
                    SpiaRegs.SPITXBUF = (Uint16)(W_REGISTER | nRF24L01_STATUS) << 8;</pre>
                   break;
```

82

83 84

85 86

91 92

93 94

95 96 97

98

99 100

102

104

105

106

107

108 109

110

112 113 114

116 117

118 119 120

122

124 125

126 127

128

129

130

131

133

135

136 137

138

139

140

141

142 143

144

145

146 147

148 149 150

151

153

154

155

156

157 158

159

160 161 162

163

Appendix B. C Code for the Secondary Side

```
165
               case 6:
166
167
                       SpiaRegs.SPITXBUF = (Uint16)CLEAR_INT << 8;</pre>
                                                                                  // clear interrupts
                       break;
168
169
               default:
break;
170
171
172
173
174
175
               *CommandSent = (*CommandSent + 1) % 8;
                                                                                    // Increment value every case
      }
      void Receive_nRF24L01(Uint16 *CommandSent)
      {
176
177
178
179
180
181
               switch(*CommandSent)
               case 0:
                        SpiaRegs.SPITXBUF = (Uint16)(W_REGISTER | nRF24L01_CONFIG) << 8;</pre>
                       break;
               case 1:
                        SpiaRegs.SPITXBUF = (Uint16)CONFIG_RX << 8;</pre>
                                                                            // Configure slave as RX
182
183
                       break;
184
185
               case 2:
                        SpiaRegs.SPITXBUF = (Uint16)R_RX_PAYLOAD << 8; // Read RX payload</pre>
                       SpiaRegs.SPICCR.bit.SPICHAR = 0xF;
break;
186
187
                                                                                             // 16 bit characters SPI next case
188
               case 3:
189
                        SpiaRegs.SPITXBUF = 0xCCCC;
                                                                                                     // Transmit dummy bytes
190
                       break;
191
              default:
                       break;
192
193
               }
               *CommandSent = (*CommandSent + 1) % 6;
                                                                                  // Increment value every case
194
195
     }
196
197
198
      void flushTX_nRF24L01(Uint16 nRF_RX)
      {
199
200
               SpiaRegs.SPITXBUF = (Uint16)FLUSH_TX << 8;</pre>
                                                                                  // Flush TX
201
202
               if(nRF_RX == 0x5555)
               {
203
204
                       return;
              }
205
              disable_TX();
                                                                                                              // TX finished, disable it
206
207
208 }
               return;
```

nRF24L01+ Header File

1	/*					
2	* nRF24L01+.h					
3	*					
4	 Created on: 23 apr 2014 					
5	 Author: Christian Ekman 					
6	*/					
7						
8	<pre>#include "DSP28x_Project.h"</pre>					
9						
10	<pre>#ifndef NRF24L01H_</pre>					
11	#define NRF24L01H_					
12						
13	<pre>// Define registers</pre>					
14	<pre>#define nRF24L01_CONFIG</pre>	0×00				
15	<pre>#define nRF24L01_EN_AA</pre>	0×01				
16	<pre>#define nRF24L01_EN_RXADDR</pre>	0x02				
17	<pre>#define nRF24L01_SETUP_AW</pre>	0x03				
18	<pre>#define nRF24L01_SETUP_RETR</pre>	0x04				
19	#define nRF24L01_RF_CH	0x05				
20	<pre>#define nRF24L01_RF_SETUP</pre>	0x06				
21	<pre>#define nRF24L01_STATUS</pre>	0×07				
22	<pre>#define nRF24L01_0BSERVE_TX</pre>	0×08				
23	#define nRF24L01_RPD	0×09				
24	<pre>#define nRF24L01_RX_ADDR_P0</pre>	0×0A				
25	<pre>#define nRF24L01_RX_ADDR_P1</pre>	0x0B				
26	<pre>#define nRF24L01_RX_ADDR_P2</pre>	0×0C				
27	#define nRF24L01_RX_ADDR_P3	0×0D				
28	#define nRF24L01_RX_ADDR_P4	0×0E				
29	#define nRF24L01_RX_ADDR_P5	0×0F				
30	#define nRF24L01_TX_ADDR	0×10				
31	#define nRF24L01_RX_PW_P0	0×11				
32	#define nRF24L01_RX_PW_P1	0x12				
33	#define nRF24L01_RX_PW_P2	0x13				
34	#define nRF24L01_RX_PW_P3	0x14				

1 /

35	<pre>#define nRF24L01_RX_PW_P4</pre>	0×15		
36	<pre>#define nRF24L01_RX_PW_P5</pre>	0×16		
37	#define nRF24L01_FIF0_STATUS 0x	17		
38	<pre>#define nRF24L01_DYNPD</pre>	0×1C		
39	<pre>#define nRF24L01_FEATURE</pre>	0×1D		
40				
41	<pre>// Define command words</pre>			
42	#define R_REGISTER		0×00	// Read register
43	#define W_REGISTER		0x20	// Write register
44	#define R_RX_PAYLOAD	0x61		// Read receive payload
45	#define W TX PAYLOAD	0×A0		// Write transmit payload
46	#define FLUSH TX		0xE1	// Flush transmit buffer
47	#define FLUSH RX		0xE2	// Flush receive buffer
48	#define BELISE TX PL		0xE3	// Reuse last transmit payload
49	#define R RX PL WID		0x60	// Read receive payload width over 32bytes flush
50	#define W ACK PAYLOAD	Θ×Α8	0,000	// Write acknowledge payload for pipe #
51	#define W TX PAYLOAD NOACK	0xB0		// Disable autoack on this specific packet
52	#define NOP	0,00		0xFE // No operation
53				
54	// Define initial register values			
55	#define CONFIG INIT		0×1E	// All interrunts excent may rt Enable 2_hit CRC PWR HP and TX mode
56	#define EN AA INIT		0×01	// Only enable auto acknowledgement on data nine 0
57	#define EN_BXADDR_INIT	0×03	0/01	// Only enable data nine A and 1
58	#define SETUR AW INIT	0×02		// DY/TY address field width is 4 bytes
50	#define SETUR DETR INIT	0x02		// Automatic retransmission, wait 3000us and max 3 tries
60	#define RE CH INIT	0,05	0×4B	// Automatic tertainsmission, wait sources and max 5 tites
61	#define PE SETUR INTT	0×0F	0740	// no cont wave don't force PLL_2Mbns data rate and AdRm output nower
62	#define STATUS INIT	UXUL	0×7E	// no cont. wave, don't foreffle, zhip's data fate and oubin output power
63	#define BY ADDP DO INIT		76767	// Set receive address data nine θ / bytes
64	#define BY ADDR D1 INIT	0xL7L	24242	// Set receive address data pipe 0, 4 bytes
04 65	#define TX ADDR_FI_INIT	0xAZA	28282 76767	// Set transmit address same to bandle automatic acknowledge
66	#define BY DW DA INIT	0x2/2	/ [/ [/	// Set transmit duries same to nance automatic acknowledge
67	#define BY DW D1 INIT	0.2		// 2 bytes in KX payload data pipe 0
69	#define DVNDD INIT	0.42	0,02	// 2 bytes in the payload data pipe i
60	#define FEATURE INIT	0,06	0203	// Dischle dynamic ack, enable payload with ack & dynamic payload longth
70	#deline FEATURE_INIT	0,000		// Disable uynamic ack, enable payloau Will ack & Uynamic payloau length
71	// Define run mode register volues			
72	#define CONETE PY		0×1E	// All interrupts except may rt enable 2 bit CDC DWD UD and DV mode
72	#define CONFIG_KA		0/15	// Att interrupts except may rt, enable 2 bit CCC, PWC_UP and TX mode
13	#define CLEAD INT		UXIE 0x7E	// ALL INTEFRUPES EXCEPT MAX_FL, ENABLE Z-DIT CKC, PWR_UP and IX mode
74 75	#derine CLEAK_INT		UX/E	// Interrupt cleared
13 76	// Define functions in pDF24101:			
/0 77	// Deline functions in nKF24L01+.0	٠.		
70	void Init_NKF24L01(Uintib 1hit_Ctr); ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;		
18	void Read_NKF24LUI(UINTIG NKF_KX,U	TUCIO *COMM	andSent);	
19 00	void Trenewit nP524L01(UInt16 *Comm	andSent);	CommondC	
0U	void finativ apported (Uintib ARF_	IA,U1NT16 *	commandSe	anc);
01	voia TLUSNIX_NRF24L01(Uint16 nRF_F	x);		
× 1				

77 78 79 80 81 82 83

#endif /* NRF24L01__H_ */