



**CHALMERS**  
UNIVERSITY OF TECHNOLOGY



UNIVERSITY OF GOTHENBURG

---

# Timing Verification of Application Software in Multi-Core Systems

A Methodology to Verify Timing Precisely in Multi-Core Systems

Master's thesis in Computer Systems and Networks

Aravindan Anbarasu



MASTER'S THESIS 2019

# Timing Verification of Application Software in Multi-Core Systems

A Methodology to Verify Timing Precisely in Multi-Core Systems

Aravindan Anbarasu



UNIVERSITY OF  
GOTHENBURG

---



**CHALMERS**  
UNIVERSITY OF TECHNOLOGY

Department of Computer Science and Engineering  
CHALMERS UNIVERSITY OF TECHNOLOGY  
UNIVERSITY OF GOTHENBURG  
Gothenburg, Sweden 2019

Timing Verification of Application Software in Multi-Core Systems  
A Methodology to Verify Timing Precisely in Multi-Core Systems  
Aravindan Anbarasu

© Aravindan Anbarasu, 2019.

Supervisor: Jan-Philipp Steghöfer, Computer Science and Engineering Department  
Advisor: Henrik Lönn, Volvo Group Trucks Technology  
Examiner: Erland Jonsson, Computer Science and Engineering Department

Master's Thesis 2019  
Department of Computer Science and Engineering  
Chalmers University of Technology and University of Gothenburg  
SE-412 96 Gothenburg  
Telephone +46 31 772 1000

Typeset in L<sup>A</sup>T<sub>E</sub>X  
Gothenburg, Sweden 2019

Timing Verification of Application Software in Multi-Core Systems  
A Methodology to Verify Timing Precisely in Multi-Core Systems  
Aravindan Anbarasu  
Department of Computer Science and Engineering  
Chalmers University of Technology and University of Gothenburg

## Abstract

Vehicles of today are becoming more autonomous with advanced technologies to obtain real-time information regarding the road and traffic situations. Computational processing must keep pace with this growth in order to meet the timing requirements. Timing constraints are crucial for a safety-critical automotive embedded system, as the consequence of ignoring timing could scale from loss of comfort to life threatening situations. Unfortunately, an Electronic Control Unit (ECU) with a single-core will not have enough computational capacity to perform heavy data processing in real-time to meet the timing constraints. So the automotive industry are replacing their traditional single-core ECUs with multicore ECUs which can perform parallel data processing to meet the timing constraints whenever necessary. The increasing functionality of automotive systems requires not only the use of complex hardware, but it is also very important to identify and prototype methods to capture and verify timing requirements for software components on such multi-core systems, as it impacts their safety as well as their perceived customer value.

The aim of this project is to verify timing constraints for software components on a multi-core platform. The thesis shows how architectural models (EAST-ADL/AUTOSAR) and models capable of precise timing analysis (AMALTHEA) shall be integrated/related for meticulous timing verification. This thesis automates the transformation of an EAST-ADL/AUTOSAR model to an AMALTHEA model, with the intention to retain the EAST-ADL/AUTOSAR models which are the standardized software architecture for automotive ECUs and use the AMALTHEA model only for precise timing verification. A comparison of the different tools that are capable of simulating AMALTHEA models is also presented. The results of this thesis work are a methodology and prototype tooling for precise timing verification in multi-core systems.

Keywords: Vehicles, Timing constraints, ECU, Multi-core, EAST-ADL, AUTOSAR, AMALTHEA



## Acknowledgements

First and foremost, I would like to thank my industrial advisor Henrik Lönn and my academic supervisor Jan-Philipp Steghöfer for their support, advice, and criticism during this entire thesis work. Needless to say, without their constant support and valuable ideas, this thesis work would not have been possible. Furthermore, I would like to thank my examiner Erland Jonsson for his support and time throughout this work. And last but not least, I am thankful to all my unnamed friends at Volvo for their help and support.

Aravindan Anbarasu, Gothenburg, June 2019



# Contents

<b>List of Figures</b>	<b>xi</b>
<b>List of Tables</b>	<b>xiii</b>
<b>Listings</b>	<b>xv</b>
<b>Acronyms</b>	<b>xvii</b>
<b>1 Introduction</b>	<b>1</b>
<b>2 Technical Background</b>	<b>5</b>
2.1 EAST-ADL . . . . .	5
2.2 AUTOSAR . . . . .	7
2.3 AMALTHEA/APP4MC . . . . .	11
2.4 Tool Platform . . . . .	13
2.5 eXtensible Stylesheet Language Transformations . . . . .	15
<b>3 Literature Review</b>	<b>17</b>
3.1 Relevant Literature from the Problem Domain . . . . .	17
3.2 Relevant Literature on Potential Solution Approaches . . . . .	18
3.3 Previous Work within the Project . . . . .	18
<b>4 Evaluation Criteria</b>	<b>19</b>
<b>5 Methods</b>	<b>21</b>
<b>6 Results</b>	<b>25</b>
6.1 Results of each Iteration . . . . .	25
6.1.1 Iteration 1: . . . . .	25
6.1.2 Iteration 2: . . . . .	35
6.1.3 Iteration 3: . . . . .	40
<b>7 Discussion</b>	<b>45</b>
7.1 Comparison of the effort to extend the EAST-ADL and AUTOSAR models to AMALTHEA . . . . .	46
7.2 Engineering Work Flow . . . . .	47
7.3 Limitations in Simulation/Analysis Tool Platform . . . . .	48
7.4 Possible Future Work . . . . .	50

<b>8 Conclusion</b>	<b>51</b>
<b>Bibliography</b>	<b>53</b>
<b>A Appendix 1</b>	<b>I</b>
A.1 Code Snippet . . . . .	I

# List of Figures

1.1	Engineering Loop . . . . .	2
2.1	EAST-ADL System Model [6] . . . . .	5
2.2	Overview of AUTOSAR Software Layers [17] . . . . .	7
2.3	Overview of Component Types [15] . . . . .	8
2.4	Port Interfaces in the AUTOSAR meta-model [15] . . . . .	10
2.5	Overview of the contents of AMALTHEA meta-model [4] . . . . .	11
2.6	Process Flow in XSLT [13] . . . . .	16
5.1	Action Research Loop . . . . .	21
6.1	Functional Design Architecture of BBW component in AREAToP . . . . .	26
6.2	Event Function Flow Port of Anti-lock Braking System (ABS) in AREAToP . . . . .	28
6.3	Execution Time Constraint for ABS in AREAToP . . . . .	28
6.4	Event Function for ABS in AREAToP . . . . .	29
6.5	Periodic Constraint for ABS in AREAToP . . . . .	29
6.6	Precedence Constraint for ABS and Brake Actuator in AREAToP . . . . .	29
6.7	Event Chain for Brake-by-wire (BBW) in AREAToP . . . . .	30
6.8	Age Constraint for BBW in AREAToP . . . . .	30
6.9	Hardware Component Prototypes of BBW in AREAToP . . . . .	31
6.10	Model Transformation of EAST-ADL model in AREAToP . . . . .	32
6.11	Editing AMALTHEA model in APP4MC . . . . .	32
6.12	Task Graph for imported BBW in Silexica . . . . .	33
6.13	Scheduler Configuration Editor in SLX . . . . .	33
6.14	Schedule for Tasks in SLX . . . . .	34
6.15	Validating AMALTHEA model in TA tool suite . . . . .	37
6.16	Simulation of BBW model in TA tool suite . . . . .	37
6.17	Requirements table showing Response Time requirements for BBW model in TA tool suite . . . . .	38
6.18	Event Chain Requirement table for BBW model in TA tool suite . . . . .	38
6.19	Process table showing task metrics for BBW model in TA tool suite . . . . .	39
6.20	Runnable table showing runnable metrics for BBW model in TA tool suite . . . . .	39
6.21	Hardware Resource table showing CPU metrics for BBW model in TA tool suite . . . . .	39
6.22	AUTOSAR model of BBW in AREAToP . . . . .	41

6.23	Model Transformation of AUTOSAR model in AREAToP . . . . .	43
7.1	Optimized Plan . . . . .	47
7.2	Engineering Work Flow Loop . . . . .	47
7.3	Platform Models Supported by Silexica Tool [10] . . . . .	48
7.4	Supported Processor Models for TA Tool Suite [11] . . . . .	49

# List of Tables

6.1	Mapping between EAST-ADL and AMALTHEA elements during Model Transformation . . . . .	27
6.2	Mapping between AUTOSAR and AMALTHEA elements during Model Transformation . . . . .	42
7.1	Comparison of model elements covered by AUTOSAR, AMALTHEA and EAST-ADL . . . . .	46



# Listings

A.1	XSLT code for transforming EAST-ADL to AMALTHEA model . . .	I
A.2	XSLT code for transforming AUTOSAR to AMALTHEA model . . .	VIII
A.3	AUTOSAR model for BBW component . . . . .	XIV



# Acronyms

<b>ECU</b>	Electronic Control Unit
<b>AUTOSAR</b>	AUTomotive Open System ARchitecture
<b>FAA</b>	Functional Analysis Architecture
<b>FDA</b>	Functional Design Architecture
<b>HDA</b>	Hardware Design Architecture
<b>ADL</b>	Architecture Description Language
<b>RTE</b>	Runtime Environment
<b>BSW</b>	Basic Software
<b>ISR</b>	Interrupt Service Routine
<b>AREAToP</b>	AUTOSAR EAST-ADL Tool Platform
<b>EPL</b>	Eclipse Public License
<b>Artop</b>	AUTOSAR Tool Platform
<b>EATOP</b>	EAST-ADL Tool Platform
<b>TA</b>	Timing Architects
<b>SLX</b>	Silexica
<b>XML</b>	eXtensible Markup Language
<b>XSLT</b>	eXtensible Stylesheet Language Transformations
<b>RCM</b>	Rubus Component Model

## 0. Acronyms

---

**BBW** Brake-by-wire

**ABS** Anti-lock Braking System

# 1

## Introduction

### Background

Nowadays, autonomous vehicles are evolving with advanced technologies to support autonomous driving and safety features, which in turn requires enormous computing capabilities. Unfortunately, the computing capacity of a single-core will not be enough to meet these requirements. So the automotive industry has made a move from single-core to multi-core systems that can perform heavy data processing in real-time. This is one of the biggest challenges in the automotive industry, because the existing applications can not realize instant benefit because they were not designed initially to run on such multi-core architectures [5]. Also, most of the systems and applications have been migrated into AUTOSAR compatible architectures. Both trends imply the need for a new development environment that can serve these requirements. Model-based approaches have been widely used in the automotive industry for managing such modelling complexities. Handling timing requirements is one of the most important things to be taken care in a modelling approach. This is because timing requirements like execution and response times are crucial for a safety-critical single and multi-core automotive systems, and neglecting timing could range from loss of comfort to life-threatening situations. Timing related issues have always been a big concern while modelling automotive embedded systems. In particular, it is very hard to verify the time in multi-core systems with the prevailing standard modelling languages which have only limited support for multi-core systems.

Therefore, it is very important to identify and prototype methods to capture and verify timing requirements for software components on multi-core systems. Based on the current state of the art research and industry requirements, modelling languages like EAST-ADL and AUTOSAR provide support for modelling multi-core systems. However, the level of details provided by them in terms of multi-core resource utilization will not be sufficient for a precise timing verification in multi-core systems. So a modeling language capable of precise timing analysis like AMALTHEA can be deployed.

### Aim

For single core automotive systems, some domain specific modeling languages like EAST-ADL/AUTOSAR exist already. But these model-based methodologies only

have limited support for multi-core systems. So precise timing analysis cannot be captured. To tackle this problem, a modeling language like AMALTHEA can be utilized, which provides extended support for multi-core platform. For example, AMALTHEA has additional support for software design constraints like Runnable Affinity Constraints that are used to define the mapping of runnable objects to specific processing cores or scheduling units [4][5].


Rather than creating a new AMALTHEA system model from scratch for each software component, the idea is to transform the existing EAST-ADL/AUTOSAR model into an AMALTHEA model via automation scripts to verify timing requirements on the multi-core platform. The decision to transform is taken because the intention is to retain AUTOSAR (standard implementation level model) and EAST-ADL (complements AUTOSAR with descriptions at a higher level of abstractions) and use the AMALTHEA model mainly for precise timing analysis. Also, the thesis aims to find a tool that is best suited for simulating the AMALTHEA model.

## Problem Statement

The thesis focuses on the following questions listed below:

- How can one verify timing more precisely on a multi-core platform?
- How can different timing modelling approaches be mapped to achieve meticulous timing verification for multi-core systems?
- How can one reduce the manual effort done during the model transformation process?
- Which is the best tool to simulate the model that is capable of precise timing verification for multi-core systems?

## Intended Project Result



**Figure 1.1:** Engineering Loop

The results/outcome of this thesis work will be a process/methodology and prototype tooling which will be beneficial for the embedded engineers during the engineering workflow as shown in Figure 1.1.

## Limitations

The idea of this thesis is not to invent new ways to do timing analysis but to show how architecture models and multicore deployment models shall be integrated/related. This will be helpful for the automotive industry in finding ways to relate the architectural models with models capable of analysis.



# 2

## Technical Background

This chapter provides some technical background required to give the reader sufficient information about the concepts discussed in this project. A background on EAST-ADL, AUTOSAR and AMALTHEA models are presented with in depth information regarding the relationship between them. The chapter also covers the information regarding the tools and transformation language used in the thesis.

### 2.1 EAST-ADL




Figure 2.1: EAST-ADL System Model [6]

EAST-ADL is an Architecture Description Language (ADL) for automotive embedded systems initially defined to complement AUTOSAR with descriptions at a higher level of abstraction [6]. The EAST-ADL model is structured in several abstraction

levels, that contain vehicle features, requirements, software components, hardware components, functions, variability and communication details [7]. The top-level container of the EAST-ADL model is the System Model as shown in Figure 2.1, which represents the vehicle's electrical/electronic system details and its related concepts [6]. The EAST-ADL meta-model is organized into the following four abstraction levels, namely Vehicle level, Analysis level, Design level and Implementation level.

### **Vehicle level**

The Vehicle level provides support for configuration and definition of product lines at the highest abstraction level in terms of features [6]. A feature could be any characteristic property that may or may not be present in the individual variant of the vehicle. The vehicle level contains an arbitrary set of feature models to represent the intended functionality. The feature model contains the vehicle features that reflect the vehicle configurations [6]. In general, there will be a core technical feature model and one or more product feature models. The core technical feature model defines the overall features of the complete system on vehicle level, and the product feature models provide an orthogonal view on the core technical feature model [6].

### **Analysis level**

The Analysis level contains the abstract functional definition of the electrical/electronic system in the vehicle with some important internal and external interfaces. The Analysis level includes the Functional Analysis Architecture (FAA), that represents the functional structure and realizes the vehicle features to capture analysis support of what the system shall do [6]. On Analysis level, Functional Analysis Architecture is the root component of the function compositional hierarchy. In FAA, Functional component modeling is the main modeling concept used, where two functions interact with each other via ports that are connected by connectors [6].

### **Design level**

The Design level represents the abstract design definition of the electrical/electronic system in the vehicle [6]. It also contains the non-transparent infrastructure functionality details like error handling and mode change to estimate the application's behaviour [6]. It includes the Functional Design Architecture (FDA), the Hardware Design Architecture (HDA).

### **Functional Design Architecture (FDA)**

The Functional Design Architecture represents a decomposition of functionalities mentioned in the Analysis level, including behavioral description but excluding software implementation constraints [6]. FDA is supposed to implement all the functionalities at the vehicle level, if no FAA has been defined during the modelling process [6]. With FDA, it possible to meet constraints regarding non-functional

properties such as allocation, efficiency, or reuse. Entities in the FDA and entities in the FAA are related by an n-to-m mapping (Realization Relationships) [6]. The main modeling concept applied in FDA is functional modeling, where each function communicates with another function via ports that are connected by connectors owned by the composing function [6].


### Hardware Design Architecture (HDA)

The HDA represents the hardware architecture of the embedded system. The HDA models ECUs, sensors, actuators and communication links [6]. The HDA also acts as an allocation target for the functions of the FDA [6].

### Implementation level

The Implementation level represents the software and hardware architecture of the system in the vehicle. It refers to the system element in an AUTOSAR model and does not have any EAST-ADL specific standards [6].

## 2.2 AUTOSAR



**Figure 2.2:** Overview of AUTOSAR Software Layers [17]

AUTomotive Open System ARchitecture (AUTOSAR) is an open and standardized software, jointly developed by the vehicle manufacturers, suppliers and service providers [16]. AUTOSAR aims to enhance complexity management of integrated Electrical/Electronic architectures through increased reuse and exchangeability of software modules between original equipment manufacturers and suppliers. AUTOSAR standardizes two software platforms, namely Classic and Adaptive. This thesis focuses only on classic AUTOSAR.

## Software Architecture

AUTOSAR uses a three-layered architecture, namely Application layer, Runtime Environment (RTE) layer and Basic Software (BSW) layer which run on a microcontroller as shown in Figure 2.2. The Application layer includes various application software components (AUTOSAR software components and/or AUTOSAR sensor/actuator components) that are designed to execute a specific set of tasks, as per the use-case [20]. The RTE is at the heart of the AUTOSAR ECU architecture and provides communication services to the application software components. The main purpose of having the RTE layer is to make AUTOSAR software components completely ECU independent by abstracting the information exchange between the application software components and the Basic Software [17]. The BSW layer includes the standardized software modules that offer services necessary to run the functional part of the upper software layers.

## Component Types




Figure 2.3: Overview of Component Types [15]

A general outline of the component types in AUTOSAR is shown in Figure 2.3. Some of the component types that are more relevant to this thesis are described below,

## **SwComponentType**

SwComponentType is the base class for all AUTOSAR software components [15]. The abstract SwComponentType cannot be instantiated, but can be referenced by one or many SwComponentPrototypes.

## **SwComponentPrototype**

SwComponentPrototype implements the usage of a SwComponentType in a specific role, i.e., they are used to instantiate the SwComponentType [15]. In general, arbitrary numbers of SwComponentPrototypes can be instantiated from the same SwComponentType. All the SwComponentPrototypes instantiated from the same SwComponentType will have the same properties of that corresponding SwComponentType. For example, if SwComponentType is defined with 3 Provider PortPrototypes and 4 Receiver PortPrototypes then all the SwComponentPrototypes pointing to that SwComponentType will have the same number of Receiver and Provider PortPrototypes.

## **CompositionSwComponentType**

Encapsulation of specific functionality by aggregating existing software components is the main purpose of a CompositionSwComponentType [15]. CompositionSwComponentType aggregates SwComponentPrototypes which in turn are typed by a SwComponentType. It also aggregates SwConnectors for primarily connecting SwComponentPrototypes [15]. Because CompositionSwComponentType is also a SwComponentType, it may be aggregated again into further CompositionSwComponentTypes [15]. CompositionSwComponentTypes do not add any new functionality to the software components they aggregate. Representing the application software of an entire vehicle in a single CompositionSwComponentType is one implication of the concept of CompositionSwComponentType [15].

## **AtomicSwComponentType**

AtomicSwComponentType is derived from SwComponentType and it encapsulates the implementation of the functionality and behavior of the software components [15]. An atomic software component is atomic in the sense that it cannot be further disintegrated into software components. Only AtomicSwComponentType can have RunnableEntitys, which are the smallest code-fragment that are executed under control of the RTE [15].

## **ApplicationSwComponentType**

The ApplicationSwComponentType is a specialization of AtomicSwComponentType that uses all AUTOSAR communication mechanisms and services for representing hardware-independent application software [15]. The SwcInternalBehavior of an ApplicationSwComponentType contains the RTE information regarding the software component, i.e., the RunnableEntitys and the RTE Events they respond to [15].

## Port Interfaces




Figure 2.4: Port Interfaces in the AUTOSAR meta-model [15]

A Port Interface is attached to every port on a software component, that describes the data or operations that are provided or required by the port of that Software Component [21]. A Port Interface can be either a Parameter Interface, Trigger Interface, Mode Switch Interface or Non Volatile Data Interface [21] as shown in Figure 2.4. This thesis focuses only on Client-Server Interface and Sender-Receiver Interface.

### Sender-Receiver Interface

The sender-receiver interface is a special kind of port-interface that are used for sender-receiver communication. The sender-receiver interface defines the data-elements that are sent by a sending component or received by a receiving component [21]. Sender-Receiver interfaces are composed of variable data prototypes that used for


data exchange between software components and also specifies which data is transferred from the sender to the receiver [21].

### Client-Server Interface

The client-server interface is a special kind of port-interface that are used for client-server communication. The client-server interface defines the operations that are implemented by the server component and that can be used by the client component [21]. In the client-server interface, a client is allowed to call an operation at a server, which in turn provides the result to the client [21].

Interested readers can refer to [15] for more detailed information about the AUTOSAR model.

## 2.3 AMALTHEA/APP4MC



**Figure 2.5:** Overview of the contents of AMALTHEA meta-model [4]

AMALTHEA is an open source project started in 2011 for engineering embedded multi and many-core software systems, because of the lack of multi-core support in the development tools at that time [4]. In later years, AMALTHEA platform became an official Eclipse project called APP4MC, which is an open source Eclipse tool platform that provides an AUTOSAR compliant system model called AMALTHEA for optimizing embedded multi-core systems [2]. The AMALTHEA system model covers engineering activities such as system/software modelling, partitioning, mapping, and tracing. The AMALTHEA model is sub-divided into eleven models, namely Components Model, Configuration Model, Constraints Model, Event Model, Hardware Model, Mapping Model, Measurement Model, OS Model, PropertyConstraints Model, Stimuli Model and Software Model. Each of these models covers a particular

aspect of the system under development as in Figure 2.5.

The current version, Eclipse APP4MC v0.9.3 does not have support for simulation tools, visualization tools and graphical editors [5]. APP4MC typically addresses automotive domain but it is also applicable to telecommunication and generic real-time systems. Interested readers can also refer to [5] for more information about the AMALTHEA model. Some of the sub-models that are relevant to this thesis are explained below,

### **Hardware Model**

The AMALTHEA hardware model is used to describe the hardware architecture of the embedded system. It includes details related to ECU, micro controllers, processing cores, memories, connections, additional peripherals, etc [5].

### **Mapping Model**

The mapping model provides information about the mappings and allocations for different entities. The mapping details include, description of memory address location where the physical memory section is allocated, mapping of various elements to a specific memory, etc [5]. The allocation details include, Scheduler Allocation (associate a scheduler with a processing unit), Runnable Allocation (associate a runnable with a scheduler), Task Allocation (associate a task with a scheduler) and Interrupt Service Routine (ISR) Allocation (associate an ISR with an interrupt controller) [5].

### **Operating System Model**

The Operating System model describes the functionality of an operating system. It includes details related to task scheduler (used to manage and distribute tasks using a scheduling algorithm), interrupt controller (used to indicate an event that needs immediate attention), semaphores (used to control access to a common resource by multiple processes in a concurrent system such as a multitasking operating system), etc., thus providing a way to specify how access is given to certain system resources [5].

### **Stimuli Model**

The Stimuli model provides information about the stimulus and clock objects. A stimulus is responsible to activate processes in a different manner. For example, Event Stimulus (activation triggered by an event), Periodic Stimulus (periodic activation based on an offset, a recurrence and a jitter), Inter Process Stimulus (activation based on an explicit inter-process trigger), etc. The clock objects are used to describe the progress of time for one or more variables in relation to global time [5]. The time of task activation can be different, if two equal stimuli have a different time base [5].

## Software Model

The Software model provides information about the entire functional behaviour of the software. This includes details regarding labels (data element located in memory), runnables (run-time entity with instruction count), tasks (collection of runnables), call graph (define how a task or ISR behaves during execution), process prototypes (define runnable order precedence), process chains (list of tasks representing an end-to-end data processing path), etc [5].

## Constraints Model

The Constraints model provides information about the different kind of constraints that has to be satisfied during execution. This includes Runnable Affinity Constraints (mapping of runnable objects to processing cores or scheduling units restriction), Event Chain Latency Constraint (how long after a stimulus a corresponding response must occur), Data Affinity Constraints (mapping of label objects to memory units restriction), Process Requirements for tasks (response-time restriction for tasks), Runnable Sequencing Constraints (restriction on execution orders of runnables), etc [5].

## Event Model

The Event model provides information about different event entities that can be used for the modeling of event chains and for some timing constraints. This includes Process Event, Process Chain Event, Stimulus Event, Runnable Event, Semaphore Event, etc [5]. Each of these event entities has an event type that represents different state-transitions. Some of the event types are, activate (denotes that the entity is activated by a stimulus), start (denotes that the entity starts to execute for the first time), preempt (denotes that the entity is stopped by the scheduler), resume (denotes that the entity continues execution on the same or other core) and terminate (denotes that the entity has finished execution) [5].

## 2.4 Tool Platform

### Design Tools

The thesis intends to use the AUTOSAR EAST-ADL Tool Platform (AREAToP) Technology Demonstrator tool developed by AB Volvo for designing EAST-ADL and AUTOSAR models.

#### AREAToP Technology Demonstrator

AREAToP Technology Demonstrator is a design tool developed by AB Volvo with an intention to design and develop both EAST-ADL and AUTOSAR models under a single tool platform. It is based on the model driven approach as basic engineering methodology. AREAToP is an implementation of the common base functionality of

AUTOSAR Tool Platform (Artop) and EAST-ADL Tool Platform (EATOP). However, the tool has several of its own implementation of functionalities in the form of software plugins. One of the plugins used in this thesis is the Graph Modelling plugin, which enables the user to view a graphical representation of a selected element along with its ports and communication link as shown in 6.1. Interested readers can refer [18] and [19] to learn more about the functionalities of EATOP and Artop tool platforms respectively.

### **Simulation Tools**

Since the AMALTHEA research project was started in 2011, only a few commercial tools provide support for simulating AMALTHEA models. This thesis focuses on two such tools, namely Silexica and Timing Architects (TA) tool suite.

#### **SILEXICA**

Silexica (SLX) is a multicore development tool that provides software execution awareness in the hardware and software inter-dependencies. The tool provides a precise and full analysis of software inter-dependencies thereby helping to fully understand the application behavior on a multi-core system [10]. With SLX, the interaction between runnables and tasks, data dependencies and the program flow can be revealed [10]. Additionally, information for parallelization such as core migration policies and scheduler configuration are also revealed. Based on these information, runnable to task mapping as well as task to core mapping can be optimized [10]. The tool is proprietary and a license cost has to be paid in order to use it. A limited period demo version is also available upon request.

#### **SLX + AMALTHEA**

The current version, SLX-2018.10 sp-1 of the tool platform comes with AMALTHEA support. With SLX the user can import an AMALTHEA model into a new project and generate schedules. Once an AMALTHEA model is imported, the first step is the Analyze phase, where the model is analyzed to get a clear understanding of the inter-task and inter-runnable dependencies [10]. Next step is the optimize phase, where SLX allows the user to parallelize selected tasks by creating a mapping of tasks to processing cores for the schedule creation. Finally, the tool allows the user to run the scheduler which computes schedules and the results of the simulation are displayed through gantt charts [10]. The tool also allows the user to export the modified AMALTHEA model after configuring the scheduler configuration.

#### **TIMING ARCHITECTS TOOL SUITE**

TA tool suite provides user-friendly tools for the design, simulation, verification and optimization of embedded multi-core systems [11]. The TA tool suite is capable of providing an in-depth analysis of the timing behaviour and supports mapping of application software on different cores in a multi-core platform, which helps in increasing the efficiency of multi-core real-time systems [11]. For each step in the

software project life-cycle, TA tool Suite provides a dedicated software product. This includes TA-Design, TA-Simulation, TA-Optimization and TA-Inspection [11].


TA-Design provides support for defining timing requirements of the application software through an interactive dynamic visualization [11]. TA-Simulation provides support for model-based simulation of ECU timing behavior. It also aids in analyzing the system behavior through graphical and table based evaluations of timing metrics [11]. TA-Optimization provides support for the distribution and mapping of application software on different cores in a multi-core platform [11]. TA-Inspection provides support for verification of the timing behavior of application software in terms of deadlines, response times, utilization, and other metrics [11]. The tool is proprietary to the company (Vector) and a license cost has to be paid in-order to use it. A limited period demo version is also available upon request.

## TA SUITE + AMALTHEA

The current version, 19.1 of the TA tool suite comes with AMALTHEA support. The TA tool suite allows the user to import an existing AMALTHEA model as a new project. However, using TA-Design a new AMALTHEA model can also be created from scratch. After the AMALTHEA model is imported/created, the TA tool suite analyzes the model and indicates the user for any inconsistencies in the model. For example, the periodic tasks might be missing the recurrence time value in the model. These inconsistencies can be fixed by editing the AMALTHEA model with the help of TA-Design. Once the model has become error free, the TA tool suite allows the user to perform the simulation with the help of TA-Simulation. The simulation results (scheduling of tasks) are visualized via different views like gantt chart view, histogram view, etc [11]. The simulation results are analyzed via different metric tables like the process table, requirements table, hardware resource table, event chain requirement table, etc. In case, if some of the timing requirements are not fulfilled, the user can use TA-Design to edit the AMALTHEA model accordingly and perform a new simulation.

## 2.5 eXtensible Stylesheet Language Transformations

eXtensible Stylesheet Language Transformations (XSLT) is the best known XML transformation language [12]. XSLT version 1.0 has been widely used for transforming XML documents into other XML documents since 1999 [12]. The XSLT processor takes an XML source document and an XSLT style sheet as inputs, and processes them to produce an output document as shown in Figure 2.6. In this process, the source document is unaltered and the resultant output document will be a new document based on the content of the source document. Xalan is a known open source XSLT 1.0 processor from the Apache Software Foundation available for Java and C++ [13].



**Figure 2.6:** Process Flow in XSLT [13]

The XSLT processor implements a fixed algorithm. Initially, the processor reads the XSLT style sheet and builds a source tree from the input XML document. Then the processor starts processing the source tree from the root node. The processor tries to find the best-matching template for each node in the XSLT style sheet and evaluates the template's contents. In general, the contents in each template instructs the processor to either process more nodes in the source tree or to create new nodes in the result tree [13]. XML Path Language, shortly called XPath is a major element in the XSLT standard that contains over 200 built-in functions to navigate through the subsets of the source document tree and perform calculations. XSLT 1.0 uses XPath 1.0 to navigate through elements and attributes in an XML document. Interested readers can also refer to [14] for more information about the XSLT syntax.

# 3

## Literature Review

### 3.1 Relevant Literature from the Problem Domain

Bucaioni et al. [1] propose a methodology for early verification of non-functional properties like timing requirements during the design level within EAST-ADL, which could possibly reduce the expensive modifications later in the implementation level (Rubus Component Model) [1]. In general, the translation from the design to implementation level is performed manually, pushing the timing verification to implementation phase [1]. The paper demonstrates a proof of concept to automate the integration (through model transformations) between EAST-ADL and Rubus Component Model (RCM) on single/multi core platforms thereby enabling the early verification during the design phase itself [1]. For multi-core systems the authors propose to use RCM as the implementation level for EAST-ADL because at the application software level, AUTOSAR does not differentiate between the control and the data flows, which is fundamental for providing early timing verification [1]. Hence this paper [1] intends to substitute AUTOSAR with RCM at the implementation level within EAST-ADL as it does not have extended support for multi-core systems.

Mubeen et al. [22] propose an approach to represent the end-to-end timing models. At a higher abstraction level, the approach provides timing information on the system models that are created with the EAST-ADL language utilizing the TIMing Model (TIMMO) methodology, annotated with timing information using Timing Augmented Description Language (TADL2) [22]. At the lower level, the approach uses RCM to represent the timing information. The paper proposes to choose RCM instead of AUTOSAR for two reasons. Though the current AUTOSAR specification provides a timing model, it fails to specify a few low-level details which are needed to perform the end-to-end timing analysis like the control flow between functionalities, etc [22]. The other reason is that the implementations built with RCM have relatively smaller runtime footprints, i.e., memory overheads and timing [22].

From the literature [1] and [22], one can clearly see the deficits of the AUTOSAR over RCM model. Since RCM is a proprietary modeling language developed by Arcticus Systems, this thesis aims to experiment with some open source modeling language like AMALTHEA.

## 3.2 Relevant Literature on Potential Solution Approaches

APP4MC is an open source application platform project designed to utilize multi/-many core systems managing timing through simulation and continuous design [2]. APP4MC uses AUTOSAR compliant data model called AMALTHEA for performing timing and behavioural analysis and also provides basic parallelization features, model-based editing and visualization and many more [2]. Since AMALTHEA is AUTOSAR compliant it can be easily adapted into the automotive industry when it comes to multi-core platform [3]. AMALTHEA system model is subdivided into ten models, each covering a specific aspect of the system under development [4]. Information in these models are basically similar to AUTOSAR but the level of detail can be higher in AMALTHEA [4].

From the literature [2], [3] and [4] one can clearly see that AMALTHEA addresses some of the deficits of AUTOSAR, especially within the scope of multi-core.

## 3.3 Previous Work within the Project

“EAST-ADL architecture description language describes a system on a higher level of abstraction than AUTOSAR. Starting with a description of the features that have to be developed, the model is refined until the level of abstraction covered by AUTOSAR” [4]. The aim of this thesis is to reuse this already existing EAST-ADL/AUTOSAR models for the software components, and then use model transformation to transform them into AMALTHEA for precise timing analysis.

# 4

## Evaluation Criteria

After conducting the literature review, an evaluation criteria (list of capabilities) that the outcome of this thesis should address are framed and are as follows,

- Successful transformation of source architectural model to AMALTHEA model.
- Ability to verify response time for each task of the software component in a multi-core system.
- Ability to verify response time for each event-chain of the software component in a multi-core system.
- Ability to measure the load distribution of tasks and runnables on the processing cores.

During the experimentation process, the results obtained from each iteration will be compared against the above mentioned list of capabilities to ensure if it satisfies all/some of the criteria.


#### 4. Evaluation Criteria

---

# 5

## Methods

This thesis follows Action Research methodology as in Figure 5.1. Several iterations of the research loop are carried out until an optimized plan/design choice is achieved, that is when the plan satisfies all/most of the evaluation criteria.



**Figure 5.1:** Action Research Loop

The steps followed in each iteration of the Action Research Loop are listed below,

### Step 1 (Plan):

**Input:** Thesis description (background, aim, problem statement, literature review and limitations), knowledge on AUTOSAR/EAST-ADL/AMALTHEA data models, available model transformation tools/languages at AB Volvo and supported tool suite for simulating/analyzing AMALTHEA models. Possibly the output of step 4 in each iteration will be an extra input to step 1 in the following iterations.

**Activity:** A preliminary plan on which architectural model type between EAST-ADL and AUTOSAR to be used (both EAST-ADL and AUTOSAR are not replacements for one another and each serves a different purpose. AUTOSAR is the standard implementation level model and EAST-ADL complements AUTOSAR with descriptions at a higher level of abstraction for support regarding variability, requirements, safety, etc.), which example application to be used (Selection is based on the available data rich application models within vehicle dynamics control department at AB Volvo), which model transformation tool to be used (the thesis intends to use a tool that is developed by AB Volvo), which model transformation language to be used (Selection is based on whether the transformation language is supported by the selected transformation tool), which tool suite to be used for simulation and

analysis (Selection is based on whether the tool is open-source/commercial, level of support to AMALTHEA data model, etc.,) are decided.

**Output:** A preliminary plan including an architectural model type, example application model, model transformation tool, transformation language, simulation and analysis tool suite.

### **Step 2 (Act):**

**Input:** Architectural model type to be used, example application model to be used, tool suite to be used for model transformation, model transformation language to be used, tool suite to be used for simulation and analysis.

**Activity:** The second step is to get ready all the necessary aspects such as example application, model transformation language and tool suites required for the engineering workflow as shown in Figure 1.1. The possible activities would be to manually add details to the chosen example application model if it lacks some of the details which it supports and that can be mapped to AMALTHEA model during model transformation. The guidelines for mapping will be framed and implemented in the model transformation language after a careful analysis of the meta models of both the source and target models. The activity also includes the preparation of model transformation file.

**Output:** A working setup including an example application model, model transformation tool, model transformation language, simulation and analysis tool.

### **Step 3 (Collect Results):**

**Input:** A working setup including an example application model, model transformation language, model transformation tool, simulation and analysis tool.

**Activity:** The third step is to perform model transformation and simulation by taking the role of an engineer as shown in Figure 1, and to collect results/outcomes.

**Output:** Results from the simulation and analysis activities.

### **Step 4 (Evaluate):**

**Input:** Evaluation criteria, results from the simulation and analysis activities.

**Activity:** In the final step, the results collected from the step 3 are compared against the evaluation criteria (framed after conducting the literature review) to ensure if it satisfies all/some of the criteria. Based on the evaluation, a new plan with possible changes for improvement is created and the same cycle of steps is repeated as shown in Figure 5.1.

**Output:** Decision on whether to stop the iteration or to start the next iteration with a new plan. The output of this step is then an extra input to step 1 in the next iteration.

The iteration continues until step 4 concludes that an optimized plan/design choice is achieved, that is when the plan satisfies all/most of the evaluation criteria.



# 6

## Results

In this chapter, the results of each iteration of the action research loop are presented.

### 6.1 Results of each Iteration

#### 6.1.1 Iteration 1:

##### Goal

- Successful transformation of EAST-ADL model to AMALTHEA model.
- Successful simulation and analysis of the resultant AMALTHEA model with the help of a tool platform.

##### Step 1 (Plan)

###### Architectural Model Type

Since this thesis intends to experiment only with EAST-ADL and AUTOSAR architectural models, during this iteration we select EAST-ADL architectural model for experimentation. Both EAST-ADL and AUTOSAR are not replacements for one another, as each serves a different purpose.

###### Sample Application Model

The thesis intends to use the BBW EAST-ADL application model, that pre-exist within vehicle dynamics control department at AB Volvo. The model is available in the URL: [http://www.east-adl.info/Specification/V2.1.12/EAST-ADL\\_V2.1.12.zip](http://www.east-adl.info/Specification/V2.1.12/EAST-ADL_V2.1.12.zip).

###### Model Transformation Tool

The thesis intends to use the AREAToP Technology Demonstrator tool developed by AB Volvo for model transformation.

###### XML Transformation Language


The thesis intends to use the XSLT Version 1.0 as the XML transformation language. This is because the AREAToP tool by AB Volvo has a built-in XSLT processor

(Xalan-Java Version 2.7.1) that supports only XSLT Version 1.0 for transforming XML documents.

## Simulation and Analysis Tool

This thesis focuses on two known tools that support AMALTHEA, namely Silexica and Timing Architects. During this iteration, we pick Silexica tool platform for simulation and analysis. A trial version (SLX-2018.10 sp-1) of the tool suite is used for the experiment.

## Step 2 (Act)



**Figure 6.1:** Functional Design Architecture of BBW component in AREAToP

The FDA of the Brake-by-wire component is analyzed, to check if it lacks some of the details which it supports and that can be mapped to AMALTHEA model during model transformation. The thesis intends to focus only on the design level abstraction layer of the EAST-ADL model. This is because the design level contains the FDA, representing a full decomposition of functionalities denoted in the analysis level with behavioral description. The Functional Design Architecture diagram of the Brake-by-wire component is shown in Figure 6.1.

**Table 6.1:** Mapping between EAST-ADL and AMALTHEA elements during Model Transformation

EAST-ADL	AMALTHEA	Remarks
FunctionModeling :: DesignFunctionPrototype	Task (Software Model)	To avoid false positives during model transformation, DesignFunctionPrototype elements that satisfy the hierarchical structure “SYSTEM-MODEL/DESIGN-LEVEL/FUNCTIONAL-DESIGN-ARCHITECTURE” and with TYPE-TREF attribute value matching either DESIGN-FUNCTION-TYPE or LOCAL-DEVICE-MANAGER are alone considered.
FunctionModeling :: DesignFunctionType	Runnable (Software Model)	To avoid false positives during model transformation, DesignFunctionType elements with property IS-ELEMENTARY = true are alone considered.
TimingConstraint :: PeriodicConstraint	Periodic Stimulus (Stimuli Model)	Nil
TimingConstraint :: PrecedenceConstraint	OrderPrecedenceSpec (Software Model :: Process Prototype)	Nil
TimingConstraint :: ExecutionTimeConstraint	Instructions Constant (Software Model :: Runnable)	Nil
HardwareModeling :: HardwareComponent Prototype	Processing Unit (Hardware Model)	To avoid false positives during model transformation, HardwareComponentPrototype elements with execution rate are alone considered. .
Events :: EventFunction	Process Event (Events Model)	Nil
Timing :: EventChain	Event Chain (Constraints Model)	Nil
TimingConstraints :: AgeConstraint	Event Chain Latency Constraint (Constraints Model)	Nil

After a careful analysis of the EAST-ADL and AMALTHEA models, the guidelines for mapping is framed as shown in Table 6.1. The guidelines for mapping are implemented in the XSLT as shown in Listing A.1, and will take effect during the model transformation process. Moreover, the Brake-by-wire EAST-ADL model lacks some details which it supports and that can be mapped to AMALTHEA model. This thesis uses AREAToP tool to edit the Brake-by-wire EAST-ADL model. The additional details added manually to the Brake-by-wire EAST-ADL model before the transformation process are listed below,

## Event Function Flow Port

Event Function Flow Port refers to the time when data is sent or received at the Function Flow Port of a Function Prototype [6]. A function Flow Port refers to either IN/OUT port of a Function Prototype. Figure 6.2 shows an Event Function Flow Port being added for the ABS module in AREAToP.




Figure 6.2: Event Function Flow Port of ABS in AREAToP

## Execution Time Constraint

An Execution Time Constraint is a timing constraint that limits the time between the start and stop point of an executable function [6]. The start and stop point refer to the corresponding Event Function Flow Port of the executable function. The Execution Time Constraint does not count the intervals when the execution of such an executable has been interrupted [6]. Figure 6.3 shows an Execution Time Constraint being added for the ABS module in AREAToP.





Figure 6.3: Execution Time Constraint for ABS in AREAToP

Since the Execution Time Constraint elements in EAST-ADL model lack the 'value' property due to a flaw in AREAToP tool, the instruction count values are entered in the 'Name' property as a workaround.

## Event Function

The Event Function refers to the invocation event of the function (when data is consumed and execution starts) and may be data or time-related depending of trigger. The target function of an Event Function will be either a Function Type or a Function Prototype [6]. Figure 6.4 shows an Event Function being added for the ABS module in AREAToP.




**Figure 6.4:** Event Function for ABS in AREAToP

Since the Event Function elements in EAST-ADL model lack the 'Event Type' property due to a flaw in AREAToP tool, the event type options are entered in the 'Name' property as a workaround.

### Periodic Constraint

A Periodic Constraint is a timing constraint that describes a periodically occurring event [6]. Figure 6.5 shows a Periodic Constraint being added for the ABS module in AREAToP.




**Figure 6.5:** Periodic Constraint for ABS in AREAToP

Since the Periodic Constraint elements in EAST-ADL model lack the 'value' property due to a flaw in AREAToP tool, the periodicity values are entered in the 'Name' property as a workaround.

### Precedence Constraint

The Precedence Constraint represents a constraint applied on the execution sequence of functional entities. For uni-directional functions without a precedence constraint, the functions will be executed according to their data dependencies. However, for bidirectional functions precedence constraint is mandatory [6]. Figure 6.6 shows a Precedence Constraint being added for the ABS and Brake Actuator module in AREAToP.



**Figure 6.6:** Precedence Constraint for ABS and Brake Actuator in AREAToP

## 6. Results

In each Precedence Constraint element of the EAST-ADL model, a successive entity is an immediate successor of the preceding entity. The preceding and successive entities of each Precedence Constraint point to Design Function Prototype elements rather Design Function Type elements.

### Event Chain

An Event Chain is a container for two events, a stimulus event and a response event that must be causally related [6]. Figure 6.7 shows an Event Chain being added for ABS module in AREAToP.




Figure 6.7: Event Chain for BBW in AREAToP

An event chain can have several sub event chains that are added as segments to the parent in sequence as in Figure 6.7.

### Age Constraint

The Age Constraint defines how long before each response a corresponding stimulus must have occurred. The Age Constraint is an alternative to the normal Delay Constraint for situations where the causal relation between event occurrences must be considered [6]. Figure 6.8 shows an Age constraint being added for an Event Chain in the BBW model.





Figure 6.8: Age Constraint for BBW in AREAToP

Since the Age Constraint elements in EAST-ADL model lack the 'value' property due to a flaw in AREAToP tool, the age values are entered in the 'Name' property as a workaround.

### Hardware Component Prototype

The Hardware Component Prototype represents an occurrence of a hardware element based on the type of the Hardware Component Prototype [6]. Figure 6.9 shows Hardware Component Prototypes being added for ABS module in AREAToP.



**Figure 6.9:** Hardware Component Prototypes of BBW in AREAToP

### Preparing the XSLT file

Before starting the model transformation process, the transformation file (XSLT file) is made ready by utilizing the available details supported by EAST-ADL model which can be mapped to the AMALTHEA model. The details regarding the mapping are explained in Table 6.1 and implemented in the XSLT file as in Listing A.1.

Some additional details that are not supported by EAST-ADL model, but required by AMALTHEA model for simulation are also added in the XSLT file as shown in Listing A.1. During model transformation process these details get added to the resultant AMALTHEA model. The additional details are as follows,

#### 1. Mapping Model

- Details regarding the scheduler allocation, i.e., scheduler to processor core mapping.
- Details regarding the task allocation, i.e., task to scheduler mapping.
- Details regarding the runnable allocation, i.e., runnable to scheduler mapping.

#### 2. OS Model

- Defining an operating system that can be either a generic operating system or vendor specific operating system.
- Defining a number of task schedulers within the defined operating system.
- Defining a scheduling algorithm for each task schedulers defined.

#### 3. Hardware Model

- Defining a Hardware System with Instructions Per Cycle details.
- Defining several ECUs within the defined hardware system.
- Defining several micro-controller units for each ECU.

## Step 3 (Collect Results)

In this step, model transformation and simulation are performed.

### Model Transformation Process

Once the transformation file is ready, the model transformation is carried out with the help of AREAToP tool as shown in Figure 6.10. The XSLT code used in this

## 6. Results

transformation process is shown in Listing A.1. The outcome of this model transformation process would be an AMALTHEA model for Brake-by-wire component with a file extension “amxmi”. This file will be saved in the same directory as of the XSLT file.




Figure 6.10: Model Transformation of EAST-ADL model in AREAToP

### Editing AMALTHEA Model (Optional)





Figure 6.11: Editing AMALTHEA model in APP4MC

If necessary, before simulation the resultant AMALTHEA model can be edited graphically by importing into the APP4MC tool as shown in Figure 6.11.


## Simulation and Analysis

The resultant AMALTHEA model is fed into the SLX tool platform for simulation and analysis. Once the model is imported SLX will convert the given AMALTHEA input system model to SLX internal representation followed by the generation of task graph as shown in Figure 6.12.



**Figure 6.12:** Task Graph for imported BBW in Silexica


The task graph displays all the tasks of the imported BBW model along with its properties like linked runnables, etc. Generating multi-core schedules is one of the key features of the SLX tool chain. For each specified tasks in the system model, a multi-core schedule can be generated which allows the tasks to be distributed to multiple processors. This task splitting mechanism can be applied to all or only a subset of processors of the target platform [10].




**Figure 6.13:** Scheduler Configuration Editor in SLX

## 6. Results

The Scheduler Configuration editor used to configure the creation of such schedules is shown in Figure 6.13. Multi-core schedules of the runnables in each task are provided via corresponding task specific Gantt charts as shown in Figure 6.14. The green and red area in Figure 6.14 represents “running” and “idle” states of the tasks respectively. SLX is not capable of generating a combined schedule for all tasks in the system. Also, SLX does not provide any means to further analyze the simulation results.



(a) ABS



(b) Global Brake Controller

Figure 6.14: Schedule for Tasks in SLX

### Step 4 (Evaluate)

In this step, the results collected from step 3 are compared against the evaluation criteria.

**Criterion 1: Successful transformation of source architectural model to AMALTHEA model**

This criterion is satisfied by the current plan/iteration because the XSLT code in Listing A.1 successfully transformed the BBW EAST-ADL model to BBW AMALTHEA model.

**Criterion 2: Ability to verify response time for each task of the software component in a multi-core system**

This criterion is not satisfied by the current plan/iteration because the SLX tool does not support Stimuli Model in AMALTHEA, that is responsible to activate processes in a defined manner. Because of this several instances of the task cannot be scheduled, which is one of the key factors to be considered while measuring response time.

**Criterion 3: Ability to verify response time for each event-chain of the software component in a multi-core system**

This criterion is not satisfied by the current plan/iteration because the SLX tool does not support Event Model in AMALTHEA, that provide information about different event entities that can be used for the modeling of event chains and for some timing constraints.

**Criterion 4: Ability to measure the load distribution of tasks and runnables on the processing cores**

This criterion is not satisfied by the current plan/iteration because the SLX tool does not have the support to analyze load distribution of tasks and runnables on the processing cores.

Thus it is clear from the evaluation results that the current plan/iteration has succeeded in transforming the source architectural model to AMALTHEA model. However, the SLX tool suite used in this iteration has only limited support in utilizing AMALTHEA model during simulation. Hence a new tool will be used for simulation in the next iteration.

**6.1.2 Iteration 2:****Goal**

- Effective utilization of AMALTHEA model during simulation.

**Step 1 (Plan)****Architectural Model Type**

During this iteration we select EAST-ADL architectural model for experimentation.

### **Sample Application Model**

The thesis intends to use the BBW EAST-ADL application model, that pre-exist within vehicle dynamics control department at AB Volvo. The model is available in the URL: [http://www.east-adl.info/Specification/V2.1.12/EAST-ADL\\_V2.1.12.zip](http://www.east-adl.info/Specification/V2.1.12/EAST-ADL_V2.1.12.zip).

### **Model Transformation Tool**

The thesis intends to use the AREAToP Technology Demonstrator tool developed by AB Volvo for model transformation.

### **XML Transformation Language**

During this iteration, we continue to use XSLT Version 1.0 as the XML transformation language.

### **Simulation and Analysis Tool**

During this iteration, we pick Timing Architects tool platform for simulation and analysis as the Silexica tool in the previous iteration failed to effectively utilize the AMALTHEA model during simulation. A trial version (version 19.1) of the TA tool suite is used for the experiment.

## **Step 2 (Act)**

No activity is performed in this step, i.e., the modified data rich Brake-by-wire EAST-ADL model and XSLT file from the previous iteration (Iteration 1) will be directly used in this iteration.

## **Step 3 (Collect Results)**


In this step, model transformation and simulation are performed.

### **Model Transformation Process**

No activity is done for performing model transformation, i.e., the resultant AMALTHEA model from the previous iteration (Iteration 1) will be directly used in this iteration.


### **Simulation and Analysis**

The resultant BBW AMALTHEA model is fed into the TA tool suite platform for simulation and analysis. Once the AMALTHEA model is imported, the TA tool suite will analyze the model for any inconsistencies in the model through *Validation View* as in Figure 6.15. For example, the periodic tasks might be missing the recurrence time value in the model.



**Figure 6.15:** Validating AMALTHEA model in TA tool suite

Once the model is error free, simulation is started. The simulation results (scheduling of tasks) of the BBW model on a multi-core (triple-core) platform are visualized via gantt chart as shown in Figure 6.16. The grey and dark-green areas in Figure 6.16 represents “activated” and “running” states of the tasks respectively. The blue, pink, red and green connections in Figure 6.16 represent different event chains in the BBW model.



**Figure 6.16:** Simulation of BBW model in TA tool suite

The TA tool suite also provides means to analyze the simulation results via different metric tables. Figure 6.17 shows the response time requirements table for different tasks in the BBW model. This requirements table contains details regarding requirement name, task name, response time value, fulfillment status, task occurrence count and task severity level.

## 6. Results

Validation	Id	Name	Scope	Metric	Limit and Value	Fulfillment	Violations	Count	Severity
✓		ABS_RL_Pt_Requirement	ABS_RL_Pt	Response Time	≤ 5.00000 ms	Fulfilled	0	401	Critical
✓		ABS_RR_Pt_Requirement	ABS_RR_Pt	Response Time	≤ 5.00000 ms	Fulfilled	0	401	Critical
✓		pLDM_Brake_RL_Requirement	pLDM_Brake_RL	Response Time	≤ 6.00000 ms	Fulfilled	0	334	Critical
✓		pLDM_Brake_RR_Requirement	pLDM_Brake_RR	Response Time	≤ 6.00000 ms	Fulfilled	0	334	Critical
✓		ABS_FR_Pt_Requirement	ABS_FR_Pt	Response Time	≤ 5.00000 ms	Fulfilled	0	401	Critical
✓		pLDM_Brake_FL_Requirement	pLDM_Brake_FL	Response Time	≤ 6.00000 ms	Fulfilled	0	334	Critical
✓		pLDM_Brake_FR_Requirement	pLDM_Brake_FR	Response Time	≤ 6.00000 ms	Fulfilled	0	334	Critical
✓		pBrakePedalLDM_Requirement	pBrakePedalLDM	Response Time	≤ 2.00000 ms	Fulfilled	0	1001	Critical
✓		ABS_FL_Pt_Requirement	ABS_FL_Pt	Response Time	≤ 5.00000 ms	Fulfilled	0	401	Critical
✓		pBrakeTorqueMap	pBrakeTorqueMap	Response Time	≤ 3.00000 ms	Fulfilled	0	667	Critical
✓		pGlobalBrakeController_Requirement	pGlobalBrakeController	Response Time	≤ 4.00000 ms	Fulfilled	0	501	Critical

**Figure 6.17:** Requirements table showing Response Time requirements for BBW model in TA tool suite

Figure 6.18 shows the event chain requirement table for the BBW model. This requirement table contains details regarding minimum duration, maximum duration, average duration and occurrence count of all event chains in the BBW model. However, there is no information regarding the fulfillment status of the Event Chain Latency Requirement. Hence the user has to manually compare the latency requirement values against maximum duration occurred to know the fulfillment status of all event chains in the BBW model.

Event-Chain Requirement	DU min [ms]	DU max [ms]	DU avg [ms]	DU count
Event Chain Latency Requirement				
Latency_Constraint_FL	2.40000	8.40000	6.03933	300
Latency_Constraint_FR	1.20000	8.20000	6.10180	334
Latency_Constraint_RL	1.80000	8.80000	6.10180	334
Latency_Constraint_RR	2.40000	9.40000	5.60864	301
<b>Minimum</b>	<b>1.20000</b>	<b>8.20000</b>	<b>5.60864</b>	<b>300</b>
<b>Maximum</b>	<b>2.40000</b>	<b>9.40000</b>	<b>6.10180</b>	<b>334</b>
<b>Average</b>	<b>1.95000</b>	<b>8.70000</b>	<b>5.96289</b>	<b>317</b>
<b>Summation</b>	<b>7.80000</b>	<b>34.80000</b>	<b>23.85156</b>	<b>1269</b>

**Figure 6.18:** Event Chain Requirement table for BBW model in TA tool suite

Figure 6.19 shows the process table with task metrics for BBW model. The process table contains details regarding task priority, deadline for tasks, net execution time of tasks (time from the moment of start to termination of a task), maximum response time of tasks, maximum delay/lateness and CPU load (utilization) of each task on different cores.

Name	Priority [count]	Deadline [ms]	NET max [ms]	RT max [ms]	Lateness max [ms]	CPU Load infineon_aurix_tc297t	CPU Load CPU0	CPU Load CPU1	CPU Load CPU2
pBrakePedalLDM	1	2.00000	0.20000	0.20000	-1.80000	3.33 %	0.00 %	0.00 %	10.00 %
pGlobalBrakeController	1	4.00000	0.40000	0.40000	-3.60000	3.33 %	0.00 %	10.00 %	0.00 %
pBrakeTorqueMap	1	3.00000	0.30000	0.50000	-2.50000	3.34 %	0.00 %	0.00 %	10.01 %
ABS_RL_Pt	1	5.00000	0.50000	2.40000	-2.60000	3.33 %	10.00 %	0.00 %	0.00 %
ABS_RR_Pt	1	5.00000	0.50000	2.40000	-2.60000	3.33 %	10.00 %	0.00 %	0.00 %
ABS_FR_Pt	1	5.00000	0.50000	2.90000	-2.10000	3.33 %	10.00 %	0.00 %	0.00 %
ABS_FL_Pt	1	5.00000	0.50000	3.40000	-1.60000	3.33 %	10.00 %	0.00 %	0.00 %
pLDM_Brake_FR	1	6.00000	0.60000	3.80000	-2.20000	3.34 %	10.02 %	0.00 %	0.00 %
pLDM_Brake_RL	1	6.00000	0.60000	3.80000	-2.20000	3.34 %	10.02 %	0.00 %	0.00 %
pLDM_Brake_FL	1	6.00000	0.60000	4.40000	-1.60000	3.33 %	10.00 %	0.00 %	0.00 %
pLDM_Brake_RR	1	6.00000	0.60000	4.40000	-1.60000	3.34 %	10.02 %	0.00 %	0.00 %
<b>Minimum</b>	<b>1</b>	<b>2.00000</b>	<b>0.20000</b>	<b>0.20000</b>	<b>-3.60000</b>	<b>3.33 %</b>	<b>0.00 %</b>	<b>0.00 %</b>	<b>0.00 %</b>
<b>Maximum</b>	<b>1</b>	<b>6.00000</b>	<b>0.60000</b>	<b>4.40000</b>	<b>-1.60000</b>	<b>3.34 %</b>	<b>10.02 %</b>	<b>10.00 %</b>	<b>10.01 %</b>
<b>Average</b>	<b>1</b>	<b>4.81818</b>	<b>0.48182</b>	<b>2.60000</b>	<b>-2.21818</b>	<b>3.34 %</b>	<b>7.28 %</b>	<b>0.91 %</b>	<b>1.82 %</b>
<b>Summation</b>	<b>11</b>	<b>53.00000</b>	<b>5.30000</b>	<b>28.60000</b>	<b>-24.40000</b>	<b>36.69 %</b>	<b>80.06 %</b>	<b>10.00 %</b>	<b>20.01 %</b>

Figure 6.19: Process table showing task metrics for BBW model in TA tool suite

Figure 6.20 shows the runnable table with runnable metrics for BBW model. The runnable table contains details regarding minimum and maximum gross execution time (time from the moment of activation to termination of a runnable), minimum and maximum net execution time (time from the moment of start to termination of a runnable) and CPU load (utilization) of each runnable on different cores.

Runnable name	GET min [ms]	GET max [ms]	NET min [ms]	NET max [ms]	CPU Load CPU0	CPU Load CPU1	CPU Load CPU2	CPU Load ECU_Main
ABS_T	0.50000	0.50000	0.50000	0.50000	40.00 %	0.00 %	0.00 %	13.33 %
BrakeActuatorLDM	0.60000	0.60000	0.60000	0.60000	40.06 %	0.00 %	0.00 %	13.35 %
BrakePedalLDM_T	0.20000	0.20000	0.20000	0.20000	0.00 %	0.00 %	10.00 %	3.33 %
BrakeTorqMap	0.30000	0.30000	0.30000	0.30000	0.00 %	0.00 %	10.01 %	3.34 %
GlobalBrakeController	0.40000	0.40000	0.40000	0.40000	0.00 %	10.00 %	0.00 %	3.33 %
<b>Minimum</b>	<b>0.20000</b>	<b>0.20000</b>	<b>0.20000</b>	<b>0.20000</b>	<b>0.00 %</b>	<b>0.00 %</b>	<b>0.00 %</b>	<b>3.33 %</b>
<b>Maximum</b>	<b>0.60000</b>	<b>0.60000</b>	<b>0.60000</b>	<b>0.60000</b>	<b>40.06 %</b>	<b>10.00 %</b>	<b>10.01 %</b>	<b>13.35 %</b>
<b>Average</b>	<b>0.40000</b>	<b>0.40000</b>	<b>0.40000</b>	<b>0.40000</b>	<b>16.01 %</b>	<b>2.00 %</b>	<b>4.00 %</b>	<b>7.34 %</b>
<b>Summation</b>	<b>2.00000</b>	<b>2.00000</b>	<b>2.00000</b>	<b>2.00000</b>	<b>80.06 %</b>	<b>10.00 %</b>	<b>20.01 %</b>	<b>36.69 %</b>

Figure 6.20: Runnable table showing runnable metrics for BBW model in TA tool suite

Figure 6.21 shows the hardware resource table with CPU metrics for BBW model. The hardware resource table contains details regarding CPU running and Idle percentage for different cores.

Name	CPU Load	CPU Idle	CPU Running
System	36.69 %	63.31 %	36.69 %
ECU_Main	36.69 %	63.31 %	36.69 %
infineon_aurix_tc297t	36.69 %	63.31 %	36.69 %
CPU0	80.06 %	19.94 %	80.06 %
CPU1	10.00 %	90.00 %	10.00 %
CPU2	20.01 %	80.00 %	20.01 %

Figure 6.21: Hardware Resource table showing CPU metrics for BBW model in TA tool suite

### **Step 4 (Evaluate)**

In this step, the results collected from step 3 are compared against the evaluation criteria.

#### **Criterion 1: Successful transformation of source architectural model to AMALTHEA model**

This criterion is satisfied by the current plan/iteration because the XSLT code in Listing A.1 successfully transformed the BBW EAST-ADL model to BBW AMALTHEA model.

#### **Criterion 2: Ability to verify response time for each task of the software component in a multi-core system**

This criterion is satisfied by the current plan/iteration, which is evident from the Figure 6.17.

#### **Criterion 3: Ability to verify response time for each event-chain of the software component in a multi-core system**

This criterion is satisfied by the current plan/iteration, which is evident from the Figure 6.18.

#### **Criterion 4: Ability to measure the load distribution of tasks and runnables on the processing cores**

This criterion is satisfied by the current plan/iteration, which is evident from the Figures 6.19 and 6.20.

Thus it is clear from the evaluation results that TA tool suite has effectively utilized AMALTHEA model during simulation. Hence it is concluded that an optimized plan is achieved since the plan satisfies all of the evaluation criteria. However, the thesis also intends to experiment with AUTOSAR model in the next iteration.

### **6.1.3 Iteration 3:**

#### **Goal**

- Successful transformation of AUTOSAR model to AMALTHEA model.

### **Step 1 (Plan)**

#### **Architectural Model Type**

During this iteration we select AUTOSAR architectural model for experimentation.

## Sample Application Model

The thesis intends to use the BBW AUTOSAR application model that will be created during the “Act” phase of this iteration and does not pre-exist within AB Volvo. The created model is available in Listing A.3.

## Model Transformation Tool

The thesis intends to use the AREAToP Technology Demonstrator tool developed by AB Volvo for model transformation.


## XML Transformation Language

During this iteration, we continue to use XSLT Version 1.0 as the XML transformation language.

## Simulation and Analysis Tool

During this iteration, we continue to use the Timing Architects tool platform since it effectively utilized the AMALTHEA model during simulation.

## Step 2 (Act)



**Figure 6.22:** AUTOSAR model of BBW in AREAToP

In this step, the AUTOSAR model for BBW component is developed from scratch. The thesis intends to use the AREAToP Technology Demonstrator tool developed by AB Volvo for creating the AUTOSAR model. The complete model is available in

Listing A.3, which contains details regarding runnables, tasks, stimulus, execution order, execution time, processing cores, events, event chains and timing constraints as in Figure 6.22.

After a careful analysis of the AUTOSAR and AMALTHEA models, the guidelines for mapping is framed as shown in Table 6.2. The guidelines for mapping are implemented in the XSLT as shown in Listing A.2, and will take effect during the model transformation process. Since the BBW AUTOSAR model is developed from scratch, all the details that it supports and that can be mapped to AMALTHEA model are added during the development process itself.

**Table 6.2:** Mapping between AUTOSAR and AMALTHEA elements during Model Transformation

<b>AUTOSAR</b>	<b>AMALTHEA</b>
SwComponentPrototype	Task (Software Model)
AtomicSwComponentType :: RunnableEntity	Runnable (Software Model)
Event TriggeringConstraint :: PeriodicEventTriggering	Periodic Stimulus (Stimuli Model)
TimingConstraint :: ExecutionOrderConstraint	OrderPrecedenceSpec (Software Model :: Process Prototype)
TimingConstraint :: ExecutionTimeConstraint	Instructions Constant (Software Model :: Runnable)
HwDescriptionEntity :: HwElement	Processing Unit (Hardware Model)
TimingDescriptionEvent :: TDEventSwcInternalBehavior	Process Event (Events Model)
TimingDescription :: TimingDescriptionEventChain	Event Chain (Constraints Model)
TimingConstraint :: LatencyTimingConstraint	Event Chain Latency Constraint (Constraints Model)

### Preparing the XSLT file

Before starting the model transformation process, the transformation file (XSLT file) is made ready by utilizing the available details supported by AUTOSAR model which can be mapped to the AMALTHEA model. The details regarding the mapping are explained in Table 6.2 and implemented in the XSLT file as in Listing A.2.

Some additional details that are not supported by AUTOSAR model, but required by AMALTHEA model for simulation are also added in the XSLT file as shown in Listing A.2. During model transformation process these details get added to the

resultant AMALTHEA model. The additional details are as follows,

### 1. OS Model

- Defining a number of task schedulers within the defined operating system.
- Defining a scheduling algorithm for each task schedulers defined.

### 2. Mapping Model


- Details regarding the scheduler allocation, i.e., scheduler to processor core mapping.
- Details regarding the task allocation, i.e., task to scheduler mapping.
- Details regarding the runnable allocation, i.e., runnable to scheduler mapping.

## Step 3 (Collect Results)

In this step, model transformation and simulation are performed.

### Model Transformation Process

Once the transformation file is ready, the model transformation is carried out with the help of AREAToP tool as shown in Figure 6.23. The XSLT code used in this transformation process is shown in Listing A.2. The outcome of this model transformation process would be an AMALTHEA model for Brake-by-wire component with a file extension “amxmi”. This file will be saved in the same directory as of the XSLT file.



**Figure 6.23:** Model Transformation of AUTOSAR model in AREAToP

### **Simulation and Analysis**

No activity is done for simulation and analysis because for simplicity the thesis intends to have a single AMALTHEA model for BBW component that can be simulated and analyzed, i.e., the AMALTHEA model obtained by model transforming BBW EAST-ADL model will be an exact copy of the AMALTHEA model obtained by model transforming BBW AUTOSAR model. In general, this would not be the case. Thus the simulation and analysis results will be the same as of previous iteration (Iteration 2).

### **Step 4 (Evaluate)**

In this step, the results collected from step 3 are compared against the evaluation criteria.

#### **Criterion 1: Successful transformation of source architectural model to AMALTHEA model**

This criterion is satisfied by the current plan/iteration because the XSLT code in Listing A.2 successfully transformed the BBW AUTOSAR model to BBW AMALTHEA model.

#### **Criterion 2: Ability to verify response time for each task of the software component in a multi-core system**

This criterion is satisfied by the current plan/iteration, which is evident from the Figure 6.17.

#### **Criterion 3: Ability to verify response time for each event-chain of the software component in a multi-core system**

This criterion is satisfied by the current plan/iteration, which is evident from the Figure 6.18.

#### **Criterion 4: Ability to measure the load distribution of tasks and runnables on the processing cores**

This criterion is satisfied by the current plan/iteration, which is evident from the Figures 6.19 and 6.20.

Thus it is clear from the evaluation results that the AUTOSAR model has been successfully model transformed to AMALTHEA model and the TA tool suite has effectively utilized the resultant AMALTHEA model during simulation. With no further plans in experimenting with architectural models apart from EAST-ADL and AUTOSAR, the iteration is stopped.



## 7

## Discussion

## 7.1 Comparison of the effort to extend the EAST-ADL and AUTOSAR models to AMALTHEA

**Table 7.1:** Comparison of model elements covered by AUTOSAR, AMALTHEA and EAST-ADL

Concept	AUTOSAR	AMALTHEA	EAST-ADL
Hardware Model <ul style="list-style-type: none"> <li>• ECUs, cores, memories, peripherals</li> </ul>	YES	YES	PARTLY
Operating System Model <ul style="list-style-type: none"> <li>• Abstract OS description</li> <li>• Task schedulers</li> <li>• Scheduling algorithm</li> </ul>	PARTLY	YES	NO
Dynamic Software Architecture <ul style="list-style-type: none"> <li>• Stimuli (Activation pattern)</li> <li>• Function runtimes</li> <li>• Complex call graph</li> </ul>	PARTLY	YES	PARTLY
Mapping <ul style="list-style-type: none"> <li>• Scheduler to processor core mapping</li> <li>• Task to scheduler mapping</li> <li>• Runnable to scheduler mapping</li> </ul>	PARTLY	YES	NO
Timing Requirements <ul style="list-style-type: none"> <li>• Task deadlines</li> <li>• Response Time</li> <li>• Events and Event Chain requirements</li> <li>• Periodicity</li> </ul>	YES	YES	YES
Software Design Constraints <ul style="list-style-type: none"> <li>• Execution Order Constraint</li> <li>• Data Age Constraint</li> <li>• Data Coherency Groups</li> <li>• Affinity Constraints</li> </ul>	YES	YES	PARTLY
Static Software Architecture <ul style="list-style-type: none"> <li>• Software component description</li> <li>• Function and data definitions</li> <li>• Communication interfaces</li> </ul>	YES	YES	YES

In this thesis, comparison towards the effort made to extend the EAST-ADL and AUTOSAR model into AMALTHEA is very basic, i.e., the comparison will only be on the model elements that are mandatory for simulating an AMALTHEA model. Based on Table 6.1, 6.2 and Table 7.1, it is clear that AUTOSAR has a close resemblance to AMALTHEA compared to EAST-ADL. Thus it is concluded that the effort needed to extend the EAST-ADL model is more than the effort to extend the AUTOSAR model

## 7.2 Engineering Work Flow

### Optimized Plan




Figure 7.1: Optimized Plan

From the results of each iteration of the action research loop in the previous chapter, it was clear that an optimized plan/design choice as in Figure 7.1 was reached in Iteration 2, as the plan satisfied all of the evaluation criteria. This optimized plan can be integrated into a work flow as shown in Figure 7.2.




Figure 7.2: Engineering Work Flow Loop

This work flow will be beneficial for embedded engineers in taking timing-aware design decisions during the software development process. The engineers can perform

several iterations of the engineering work flow loop with possible changes in timing properties, scheduling design, etc., based on the feedback obtained from every iteration, until all the timing requirements are met.


## Merits and Demerits

- This approach of transforming the existing architectural models to AMALTHEA model will save plenty of development time spent on creating a new AMALTHEA model from scratch, thus increasing the productivity. Incorporating automated model transformation via XSLT scripts rather manual model transformation also aids in reducing the development time.
- One disadvantage with the model transformation script used in this thesis is that it can generate only a basic AMALTHEA model comprising of only the mandatory model elements necessary for simulation. In order to add additional details, the developer has to manually add the details to the AMALTHEA model using APP4MC tool as shown in Subsection 6.1.1.

## 7.3 Limitations in Simulation/Analysis Tool Platform

The tool platforms used in this thesis for simulating/analyzing AMALTHEA models have certain limitations as discussed below,

### Limitations in Silexica Tool Platform



**Figure 7.3:** Platform Models Supported by Silexica Tool [10]

- The current version, SLX-2018.10 sp-1 of the tool supports only AMALTHEA xml-schema-definition version 0.8.2. A single Software Model that will contain all the task, runnable and variable information is required for importing

[10]. Meanwhile, current xml-schema-definition supported by AMALTHEA is version 0.9.4.

- When importing an AMALTHEA model, the tool only supports a model with Hardware Model that matches one of the many platform models supported by the SLX tool as shown in Figure 7.3. The criteria for a matching model are that the number of cores and the core names match those given in an SLX platform model.
- The current version, SLX-2018.10 sp-1 of the tool does not support Stimuli Model in AMALTHEA, that contains stimulus and clock objects. A stimulus is responsible to activate a task/process.
- The current version, SLX-2018.10 sp-1 of the tool does not support Constraints Model in AMALTHEA, that provide information about the different kind of constraints that has to be satisfied during execution.
- The current version, SLX-2018.10 sp-1 of the tool does not support Event Model in AMALTHEA, that provide information about different event entities that can be used for the modeling of event chains and for some timing constraints.

## Limitations in TA Tool Platform

Supplier	Processor Model
Infineon	
	TriCore Aurix TC27x
	TriCore Aurix TC29x
	TriCore Aurix TC33x
	TriCore Aurix TC38x
	TriCore Aurix TC39x
Renesas Electronics	
	RH850/E1M-S
	RH850/E1M-S2
	RH850/E2M
	RH850/F1H
	RH850/F1K
	RH850/F1L
	RH850/P1H-C
	RH850/P1M
ST Microelectronics	
	SPCS8NE84

**Figure 7.4:** Supported Processor Models for TA Tool Suite [11]

- Currently available processor models in TA tool suite are shown in Figure 7.4, but the tool suite also allows the integration of supplier specific processor models depending upon the software license issued [11].
- Currently supported operating system models by TA tool suite are MICROSAA-OS, Tresos AutoCore and Tresos Safety OS [11].
- Current version of TA tool suite (version 19.1.0) supports only AMALTHEA xml-schema-definition version 0.9.2. Meanwhile current xml-schema-definition supported by AMALTHEA is version 0.9.4.

### 7.4 Possible Future Work

- The AMALTHEA model, modelled in this thesis is primary, which contains the basic information necessary for simulation. In future, a complete AMALTHEA model utilizing all the features that it supports can be modelled (by extending the model transformation script) and simulated.
- The thesis focused only on the verification of the timing behavior of application software. Further research into optimization of software distribution on processing cores can be conducted.

# 8

## Conclusion

The work presented in this thesis describes a timing-aware model-driven methodology for software development, with a special focus on embedded multi-core systems. The thesis gives an overview of three modelling approaches, namely EAST-ADL, AUTOSAR and AMALTHEA which are commonly used within the scope of multi-core automotive software development. By going into detail and comparing these models with respect to their meta models, methodologies and implementations, the thesis was able to identify similarities and differences between these models. The thesis also proposed and succeeded in model transforming the existing EAST-ADL/AUTOSAR model to AMALTHEA model, which provides extended support for multi-core timing verification. Several iterations of the methodology are carried out with possible changes in the design plan, and an optimized design is picked based on evaluation criteria. Considering the implementation alternatives, a model transformation would be harder without automated support. The thesis solved this problem by introducing an automated model transformation via XSLT. Finally, the thesis leverages the generated AMALTHEA model for model-based precise timing verification with the help of supported simulation/analysis tools. Though AMALTHEA is recent to the automotive industry, the development support from corporates and its open source license makes it an aspiring approach for modelling the future complex multi-core ECU architectures. The outcome of this thesis will be beneficial for embedded engineers in taking timing-aware design decisions during the development cycle.



# Bibliography

- [1] Bucaioni, A., Addazi, L., Cicchetti, A., Ciccozzi, F., Eramo, R., Mubeen, S. and Sjödin, M., 2018. MoVES: A Model-Driven Methodology for Vehicular Embedded Systems. *IEEE Access*, 6, pp.6424-6445.
- [2] Höttger, R., Mackamul, H., Sailer, A., Steghöfer, J.P. and Tessmer, J., 2017. APP4MC: Application platform project for multi-and many-core systems. *it-Information Technology*, 59(5), pp.243-251.
- [3] Höttger, R., Lauschner, U., Nördemann, P., Heisig, P., Wolff, C., Kamsties, E. and Igel, B., Teaching distributed and parallel systems with APP4MC. In *International Symposium on Embedded Systems and Trends in Teaching Engineering* (pp. 126-134).
- [4] Sailer, A., Schmidhuber, S., Hempe, M., Deubzer, M. and Mottok, J., 2016, April. Distributed Multi-Core Development in the Automotive Domain-A Practical Comparison of ASAM MDX vs. AUTOSAR vs. AMALTHEA. In *ARCS 2016; 29th International Conference on Architecture of Computing Systems* (pp. 1-8). VDE.
- [5] AMALTHEA4public consortium, “APP4MC help documentation”, 2019. [Online]. Available: <https://www.eclipse.org/app4mc/documentation/>.
- [6] EAST-ADL Domain Model Specification version V2.1.12. [Online]. Available: [http://www.east-adl.info/Specification/V2.1.12/EAST-ADL-Specification\\_V2.1.12.pdf](http://www.east-adl.info/Specification/V2.1.12/EAST-ADL-Specification_V2.1.12.pdf)
- [7] Cuenot, P., Frey, P., Johansson, R., Lönn, H., Papadopoulos, Y., Reiser, M.O., Sandberg, A., Servat, D., Kolagari, R.T., Törngren, M. and Weber, M., 2007, November. 11 the east-adl architecture description language for automotive embedded software. In *Dagstuhl Workshop on Model-Based Engineering of Embedded Real-Time Systems* (pp. 297-307). Springer, Berlin, Heidelberg.
- [8] Qureshi, T.N., Chen, D., Lönn, H. and Törngren, M., 2011, September. From EAST-ADL to AUTOSAR software architecture: a mapping scheme. In *European Conference on Software Architecture* (pp. 328-335). Springer, Berlin, Heidelberg.

- [9] Wikipedia contributors. (2018, October 7). EAST-ADL. In Wikipedia, The Free Encyclopedia. Retrieved 20:31, May 1, 2019, from <https://en.wikipedia.org/w/index.php?title=EAST-ADL&oldid=862836615>
- [10] SILEXICA, [Online]: <https://www.silexica.com/>
- [11] VECTOR, “TA Tool Suite” [Online]: <https://www.vector.com/int/en/products/products-a-z/software/ta-tool-suite/>
- [12] Wikipedia contributors. (2019, March 25). XML transformation language. In Wikipedia, The Free Encyclopedia. Retrieved 14:02, May 20, 2019, from [https://en.wikipedia.org/w/index.php?title=XML\\_transformation\\_language&oldid=889470678](https://en.wikipedia.org/w/index.php?title=XML_transformation_language&oldid=889470678)
- [13] Wikipedia contributors. (2019, May 15). XSLT. In Wikipedia, The Free Encyclopedia. Retrieved 15:04, May 20, 2019, from <https://en.wikipedia.org/w/index.php?title=XSLT&oldid=897247948>
- [14] W3schools, [Online]: [https://www.w3schools.com/xml/xsl\\_intro.asp](https://www.w3schools.com/xml/xsl_intro.asp)
- [15] AUTOSAR, Software Component Template, [Online]: [https://www.autosar.org/fileadmin/user\\_upload/standards/classic/4-3/AUTOSAR\\_TPS\\_SoftwareComponentTemplate.pdf](https://www.autosar.org/fileadmin/user_upload/standards/classic/4-3/AUTOSAR_TPS_SoftwareComponentTemplate.pdf)
- [16] The AUTOSAR Consortium, [Online]: <https://www.autosar.org/>
- [17] AUTOSAR, Layered Software Architecture, [Online]: [https://www.autosar.org/fileadmin/user\\_upload/standards/classic/4-3/AUTOSAR\\_EXP\\_LayeredSoftwareArchitecture.pdf](https://www.autosar.org/fileadmin/user_upload/standards/classic/4-3/AUTOSAR_EXP_LayeredSoftwareArchitecture.pdf)
- [18] EATOP Project, [Online]: <https://www.eclipse.org/eatop/>
- [19] Artop Project, [Online]: <https://www.artop.org/>
- [20] embitel, [Online]: <https://www.embitel.com/blog/embedded-blog/decoding-the-component-concept-of-the-application-layer-in-autosar>
- [21] SCHEID Automotive, [Online]: <https://automotive.wiki/index.php/Interface>
- [22] Mubeen, S., Nolte, T., Sjödin, M., Lundbäck, J. and Lundbäck, K.L., 2019. Supporting timing analysis of vehicular embedded systems through the refinement of timing constraints. *Software Systems Modeling*, 18(1), pp.39-69.

# A

## Appendix 1

### A.1 Code Snippet

Listing A.1: XSLT code for transforming EAST-ADL to AMALTHEA model

```
1
2 <?xml version="1.0" encoding="UTF-8"?>
3 <!-- xsl stylesheet declaration -->
4 <xsl:stylesheet xmlns:xsl="http://www.w3.org/1999/XSL/Transform" xmlns:ea="http://
   east-adl.info/2.1.12" xmlns:exslt="http://exslt.org/common" version="1.0"
   extension-element-prefixes="exslt">
5   <xsl:output method="xml" indent="yes" />
6   <xsl:key name="orderPrecedence" match="orderPrecedenceSpec" use="@origin" />
7   <xsl:key name="instruction_count" match="ea:EXECUTION-TIME-CONSTRAINT" use="
   ea:NAME" />
8   <!-- This template is used to extract a sub-string within a string after the last
   occurence of the delimiter '/' -->
9   <xsl:template name="substring-after-last">
10    <xsl:param name="string" />
11    <xsl:param name="delimiter" />
12    <xsl:choose>
13      <xsl:when test="contains($string, $delimiter)">
14        <xsl:call-template name="substring-after-last">
15          <xsl:with-param name="string" select="substring-after($string, $delimiter
   )" />
16          <xsl:with-param name="delimiter" select="$delimiter" />
17        </xsl:call-template>
18      </xsl:when>
19      <xsl:otherwise>
20        <xsl:value-of select="$string" />
21      </xsl:otherwise>
22    </xsl:choose>
23  </xsl:template>
24  <!-- This template is used to get the processPrototypes -->
25  <xsl:template name="get_processPrototypes">
26    <!-- Here we are loading some nodes to a variable to get a Result Tree Fragment
   -->
27    <xsl:variable name="RTF">
28      <xsl:for-each select="//ea:PRECEDENCE-CONSTRAINT">
29        <xsl:variable name="preceding_task">
30          <xsl:call-template name="substring-after-last">
31            <xsl:with-param name="string" select="./ea:PRECEDING-IREF/
   ea:FUNCTION-PROTOTYPE-TARGET-REF" />
32            <xsl:with-param name="delimiter" select="'" />
33          </xsl:call-template>
34        </xsl:variable>
35        <xsl:variable name="successive_task">
36          <xsl:call-template name="substring-after-last">
37            <xsl:with-param name="string" select="./ea:SUCCESSIVE-IREF/
   ea:FUNCTION-PROTOTYPE-TARGET-REF" />
38            <xsl:with-param name="delimiter" select="'" />
39          </xsl:call-template>
40        </xsl:variable>
41        <xsl:variable name="preceding_runnable">
42          <xsl:call-template name="get-preceding-successive-runnables">
```

## A. Appendix 1

```
43     <xsl:with-param name="functionPrototype" select="$preceding_task" />
44     </xsl:call-template>
45   </xsl:variable>
46   <xsl:variable name="successive_runnable">
47     <xsl:call-template name="get-preceding-successive-runnables">
48       <xsl:with-param name="functionPrototype" select="$successive_task" />
49     </xsl:call-template>
50   </xsl:variable>
51   <orderPrecedenceSpec origin="{concat($preceding_runnable, '?type=Runnable')}"
    target="{concat($successive_runnable, '?type=Runnable')}" orderType="
    directOrder" />
52   </xsl:for-each>
53 </xsl:variable>
54 <!-- Now we take the RTF and convert it to a node-set so we can process it yet
    again! -->
55 <xsl:variable name="set_RTF" select="exslt:node-set($RTF)" />
56 <processPrototypes name="">
57   <!-- Go and play with the new set -->
58   <xsl:for-each select="$set_RTF/orderPrecedenceSpec[generate-id(.) =
    generate-id(key('orderPrecedenceSpec', @origin)[1])]">
59     <xsl:copy-of select="." />
60   </xsl:for-each>
61 </processPrototypes>
62 </xsl:template>
63 <!-- This template is used to get the stimuli name -->
64 <xsl:template name="get-stimuli-name">
65   <xsl:param name="taskName" />
66   <xsl:for-each select="//ea:EVENT-FUNCTION/ea:FUNCTION-IREF/
    ea:FUNCTION-PROTOTYPE-TARGET-REF">
67     <xsl:variable name="EventFunctionName" select="../../ea:SHORT-NAME" />
68     <xsl:variable name="Var2">
69       <xsl:call-template name="substring-after-last">
70         <xsl:with-param name="string" select="current()" />
71         <xsl:with-param name="delimiter" select="/'/" />
72       </xsl:call-template>
73     </xsl:variable>
74     <!-- <varoutput>
75     <xsl:value-of select="$Var2"/>
76     </varoutput> -->
77     <xsl:if test="$taskName = $Var2">
78       <xsl:for-each select="//ea:PERIODIC-CONSTRAINT/ea:EVENT-REF">
79         <xsl:variable name="Var3">
80           <xsl:call-template name="substring-after-last">
81             <xsl:with-param name="string" select="current()" />
82             <xsl:with-param name="delimiter" select="/'/" />
83           </xsl:call-template>
84         </xsl:variable>
85         <xsl:if test="$Var3 = $EventFunctionName">
86           <xsl:value-of select="concat(../../ea:SHORT-NAME, '?type=PeriodicStimulus
    ')" />
87         </xsl:if>
88       </xsl:for-each>
89     </xsl:if>
90   </xsl:for-each>
91 </xsl:template>
92 <!-- This template is used to get the instruction count for each runnable -->
93 <xsl:template name="get-instruction-count">
94   <xsl:param name="runnableName" />
95   <xsl:for-each select="//ea:DESIGN-FUNCTION-PROTOTYPE/ea:TYPE-TREF[@TYPE='
    DESIGN-FUNCTION-TYPE'] | //ea:DESIGN-FUNCTION-PROTOTYPE/ea:TYPE-TREF[@TYPE='
    LOCAL-DEVICE-MANAGER']">
96     <xsl:variable name="Var4">
97       <xsl:call-template name="substring-after-last">
98         <xsl:with-param name="string" select="current()" />
99         <xsl:with-param name="delimiter" select="/'/" />
100      </xsl:call-template>
101    </xsl:variable>
102    <xsl:if test="$runnableName = $Var4">
103      <xsl:variable name="prototypeName" select="../../ea:SHORT-NAME" />
104      <xsl:for-each select="//ea:EVENT-FUNCTION-FLOW-PORT/ea:PORT-IREF/
```

```

ea:FUNCTION-PROTOTYPE-REF">
105     <xsl:variable name="Var5">
106         <xsl:call-template name="substring-after-last">
107             <xsl:with-param name="string" select="current()" />
108             <xsl:with-param name="delimiter" select="/'" />
109         </xsl:call-template>
110     </xsl:variable>
111     <xsl:if test="$prototypeName = $Var5">
112         <xsl:variable name="functionFlowPortName" select="../../ea:SHORT-NAME"
/>
113     <xsl:for-each select="//ea:EXECUTION-TIME-CONSTRAINT[generate-id() =
generate-id(key('instruction_count',ea:NAME)[1])]">
114         <xsl:variable name="Var6">
115             <xsl:call-template name="substring-after-last">
116                 <xsl:with-param name="string" select="ea:START-REF" />
117                 <xsl:with-param name="delimiter" select="/'" />
118             </xsl:call-template>
119         </xsl:variable>
120         <xsl:if test="$functionFlowPortName = $Var6">
121             <xsl:value-of select="ea:NAME" />
122         </xsl:if>
123     </xsl:for-each>
124 </xsl:if>
125 </xsl:for-each>
126 </xsl:if>
127 </xsl:for-each>
128 </xsl:template>
129 <!-- This template is used to resolve the precedence constraints -->
130 <xsl:template name="get-preceding-successive-runnables">
131     <xsl:param name="functionPrototype" />
132     <xsl:for-each select="//ea:SYSTEM-MODEL[1]/ea:DESIGN-LEVEL[1]/
ea:FUNCTIONAL-DESIGN-ARCHITECTURE[1]/ea:TYPE-TREF[1][@TYPE='
DESIGN-FUNCTION-TYPE']">
133         <xsl:variable name="myVar">
134             <xsl:call-template name="substring-after-last">
135                 <xsl:with-param name="string" select="current()" />
136                 <xsl:with-param name="delimiter" select="/'" />
137             </xsl:call-template>
138         </xsl:variable>
139         <xsl:for-each select="//ea:DESIGN-FUNCTION-PROTOTYPE[
ancestor::ea:DESIGN-FUNCTION-TYPE[ea:SHORT-NAME= $myVar]]/ea:TYPE-TREF[@TYPE='
DESIGN-FUNCTION-TYPE'] | //ea:DESIGN-FUNCTION-PROTOTYPE[
ancestor::ea:DESIGN-FUNCTION-TYPE[ea:SHORT-NAME=$myVar]]/ea:TYPE-TREF[@TYPE='
LOCAL-DEVICE-MANAGER']">
140             <xsl:variable name="taskName" select="../../ea:SHORT-NAME" />
141             <xsl:if test="$functionPrototype = $taskName">
142                 <xsl:variable name="Var7">
143                     <xsl:call-template name="substring-after-last">
144                         <xsl:with-param name="string" select="current()" />
145                         <xsl:with-param name="delimiter" select="/'" />
146                     </xsl:call-template>
147                 </xsl:variable>
148                 <varoutput>
149                     <xsl:value-of select="$Var7" />
150                 </varoutput>
151             </xsl:if>
152         </xsl:for-each>
153     </xsl:for-each>
154 </xsl:template>
155 <!-- xsl template declaration:
156 template tells the xslt processor about which section of xml
157 document to be formatted. It takes an XPath expression.
158 In our case, it is matching root element -->
159 <xsl:template match="/">
160     <!-- New Line -->
161     <xsl:text />
162     <am:Amalthea xmlns:am="http://app4mc.eclipse.org/amalthea/0.9.2" xmlns:xmi="
http://www.omg.org/XMI" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xmi:version="2.0">
163     <swModel>

```

```

164 <xsl:for-each select="//ea:SYSTEM-MODEL[1]/ea:DESIGN-LEVEL[1]/
ea:FUNCTIONAL-DESIGN-ARCHITECTURE[1]/ea:TYPE-TREF[1][@TYPE='
DESIGN-FUNCTION-TYPE']">
165 <!-- <varoutput>
166 <xsl:value-of select="$myVar" />
167 </varoutput> -->
168 <xsl:variable name="myVar">
169 <xsl:call-template name="substring-after-last">
170 <xsl:with-param name="string" select="current()" />
171 <xsl:with-param name="delimiter" select="/" />
172 </xsl:call-template>
173 </xsl:variable>
174 <xsl:for-each select="//ea:DESIGN-FUNCTION-PROTOTYPE[
ancestor::ea:DESIGN-FUNCTION-TYPE[ea:SHORT-NAME= $myVar]]/ea:TYPE-TREF[@TYPE='
DESIGN-FUNCTION-TYPE'] | //ea:DESIGN-FUNCTION-PROTOTYPE[
ancestor::ea:DESIGN-FUNCTION-TYPE[ea:SHORT-NAME=$myVar]]/ea:TYPE-TREF[@TYPE='
LOCAL-DEVICE-MANAGER']">
175 <xsl:variable name="taskName" select="../ea:SHORT-NAME" />
176 <xsl:variable name="Var1">
177 <xsl:call-template name="substring-after-last">
178 <xsl:with-param name="string" select="current()" />
179 <xsl:with-param name="delimiter" select="/" />
180 </xsl:call-template>
181 </xsl:variable>
182 <xsl:variable name="ref1">
183 <xsl:value-of select="concat($Var1, '?type=Runnable')"/>
184 </xsl:variable>
185 <xsl:variable name="call_seq_name">
186 <xsl:value-of select="concat('CS_', $taskName)"/>
187 </xsl:variable>
188 <xsl:variable name="ref2">
189 <xsl:call-template name="get-stimuli-name">
190 <xsl:with-param name="taskName" select="$taskName" />
191 </xsl:call-template>
192 </xsl:variable>
193 <tasks name="{ $taskName }" stimuli="{ $ref2 }" preemption="preemptive"
multipleTaskActivationLimit="1">
194 <callGraph>
195 <graphEntries xsi:type="am:CallSequence" name="{ $call_seq_name }">
196 <calls xsi:type="am:TaskRunnableCall" runnable="{ $ref1 }"/>
197 </graphEntries>
198 </callGraph>
199 </tasks>
200 </xsl:for-each>
201 </xsl:for-each>
202 <xsl:for-each select="//ea:DESIGN-FUNCTION-TYPE[ea:IS-ELEMENTARY = 'true']
| //ea:LOCAL-DEVICE-MANAGER[ea:IS-ELEMENTARY = 'true']">
203 <xsl:variable name="runnableName" select="ea:SHORT-NAME" />
204 <xsl:variable name="ref3">
205 <xsl:call-template name="get-instruction-count">
206 <xsl:with-param name="runnableName" select="$runnableName" />
207 </xsl:call-template>
208 </xsl:variable>
209 <runnables name="{ $runnableName }" callback="false" service="false">
210 <runnableItems xsi:type="am:ExecutionNeed">
211 <default key="Instructions">
212 <value xsi:type="am:NeedConstant" value="{ $ref3 }"/>
213 </default>
214 </runnableItems>
215 </runnables>
216 </xsl:for-each>
217 <xsl:call-template name="get_processPrototypes" />
218 </swModel>
219 <hwModel>
220 <definitions xsi:type="am:ProcessingUnitDefinition" name="CPU0_type" puType
="CPU" features="Instructions/IPC_1.0?type=HwFeature" />
221 <definitions xsi:type="am:ProcessingUnitDefinition" name="CPU1_type" puType
="CPU" features="Instructions/IPC_1.0?type=HwFeature" />
222 <definitions xsi:type="am:ProcessingUnitDefinition" name="CPU2_type" puType
="CPU" features="Instructions/IPC_1.0?type=HwFeature" />

```

```

223 <featureCategories name="Instructions" featureType="performance">
224 <features name="IPC_1.0" value="1.0" />
225 </featureCategories>
226 <structures name="infineon_aurix_tc297t_model" structureType="System">
227 <structures name="ECU_Main" structureType="ECU">
228 <structures name="infineon_aurix_tc297t" structureType="Microcontroller
">
229 <modules xsi:type="am:ProcessingUnit" name="CPU0" frequencyDomain="
QuartzCPU0?type=FrequencyDomain" definition="CPU0_type?type=
ProcessingUnitDefinition" />
230 <modules xsi:type="am:ProcessingUnit" name="CPU1" frequencyDomain="
QuartzCPU1?type=FrequencyDomain" definition="CPU1_type?type=
ProcessingUnitDefinition" />
231 <modules xsi:type="am:ProcessingUnit" name="CPU2" frequencyDomain="
QuartzCPU2?type=FrequencyDomain" definition="CPU2_type?type=
ProcessingUnitDefinition" />
232 </structures>
233 </structures>
234 </structures>
235 <xsl:for-each select="//ea:HARDWARE-COMPONENT-PROTOTYPE">
236 <xsl:variable name="name" select="ea:SHORT-NAME" />
237 <xsl:variable name="HW_Type">
238 <xsl:call-template name="substring-after-last">
239 <xsl:with-param name="string" select="ea:TYPE-TREF" />
240 <xsl:with-param name="delimiter" select="'/'" />
241 </xsl:call-template>
242 </xsl:variable>
243 <xsl:for-each select="//ea:NODE">
244 <xsl:if test="ea:SHORT-NAME = $HW_Type">
245 <xsl:variable name="EX_Rate" select="ea:EXECUTION-RATE" />
246 <xsl:if test="$EX_Rate != ''">
247 <xsl:variable name="clock_freq" select="ea:EXECUTION-RATE" />
248 <domains xsi:type="am:FrequencyDomain" name="{ $name}" clockGating="
false">
249 <defaultValue value="{ $clock_freq}" unit="Hz" />
250 </domains>
251 </xsl:if>
252 </xsl:if>
253 </xsl:for-each>
254 </xsl:for-each>
255 </hwModel>
256 <osModel>
257 <operatingSystems name="MICROSAR">
258 <taskSchedulers name="MICROSAR_task_scheduler_CPU0">
259 <schedulingAlgorithm xsi:type="am:OSEK" />
260 </taskSchedulers>
261 <taskSchedulers name="MICROSAR_task_scheduler_CPU1">
262 <schedulingAlgorithm xsi:type="am:OSEK" />
263 </taskSchedulers>
264 <taskSchedulers name="MICROSAR_task_scheduler_CPU2">
265 <schedulingAlgorithm xsi:type="am:OSEK" />
266 </taskSchedulers>
267 </operatingSystems>
268 </osModel>
269 <stimuliModel>
270 <xsl:for-each select="//ea:PERIODIC-CONSTRAINT">
271 <stimuli xsi:type="am:PeriodicStimulus" name="{ea:SHORT-NAME}">
272 <offset value="0" unit="ms" />
273 <recurrence value="{ea:NAME}" unit="ms" />
274 </stimuli>
275 </xsl:for-each>
276 </stimuliModel>
277 <eventModel>
278 <xsl:for-each select="//ea:EVENT-FUNCTION">
279 <xsl:variable name="eventName" select="ea:SHORT-NAME" />
280 <xsl:variable name="eventType" select="ea:NAME" />
281 <xsl:variable name="entity_name">
282 <xsl:call-template name="substring-after-last">
283 <xsl:with-param name="string" select="ea:FUNCTION-IREF/
ea:FUNCTION-PROTOTYPE-TARGET-REF" />

```

```

284     <xsl:with-param name="delimiter" select="/" />
285     </xsl:call-template>
286   </xsl:variable>
287   <xsl:variable name="entity">
288     <xsl:value-of select="concat($entity_name, '?type=Task')" />
289   </xsl:variable>
290   <events xsi:type="am:ProcessEvent" name="{ $eventName}" eventType="{ $
eventType}" entity="{ $entity}" />
291 </xsl:for-each>
292 </eventModel>
293 <constraintsModel>
294   <xsl:for-each select="//ea:EVENT-CHAIN">
295     <xsl:variable name="eventChainName" select="ea:SHORT-NAME" />
296     <xsl:variable name="segment_refs" select="ea:SEGMENT-REFS" />
297     <xsl:if test="$segment_refs != ''">
298       <xsl:variable name="stimulus">
299         <xsl:call-template name="substring-after-last">
300           <xsl:with-param name="string" select="ea:STIMULUS-REF" />
301           <xsl:with-param name="delimiter" select="/" />
302         </xsl:call-template>
303       </xsl:variable>
304       <xsl:variable name="concat_stimulus">
305         <xsl:value-of select="concat($stimulus, '?type=ProcessEvent')" />
306       </xsl:variable>
307       <xsl:variable name="response">
308         <xsl:call-template name="substring-after-last">
309           <xsl:with-param name="string" select="ea:RESPONSE-REF" />
310           <xsl:with-param name="delimiter" select="/" />
311         </xsl:call-template>
312       </xsl:variable>
313       <xsl:variable name="concat_response">
314         <xsl:value-of select="concat($response, '?type=ProcessEvent')" />
315       </xsl:variable>
316       <eventChains name="{ $eventChainName}" stimulus="{ $concat_stimulus}"
response="{ $concat_response}" />
317       <xsl:for-each select="ea:SEGMENT-REFS/ea:SEGMENT-REF">
318         <xsl:variable name="segments_name">
319           <xsl:call-template name="substring-after-last">
320             <xsl:with-param name="string" select="current()" />
321             <xsl:with-param name="delimiter" select="/" />
322           </xsl:call-template>
323         </xsl:variable>
324         <xsl:for-each select="//ea:EVENT-CHAIN">
325           <xsl:if test="$segments_name = ea:SHORT-NAME">
326             <xsl:variable name="stimulus1">
327               <xsl:call-template name="substring-after-last">
328                 <xsl:with-param name="string" select="ea:STIMULUS-REF" />
329                 <xsl:with-param name="delimiter" select="/" />
330               </xsl:call-template>
331             </xsl:variable>
332             <xsl:variable name="concat_stimulus1">
333               <xsl:value-of select="concat($stimulus1, '?type=ProcessEvent
)' " />
334             </xsl:variable>
335             <xsl:variable name="response1">
336               <xsl:call-template name="substring-after-last">
337                 <xsl:with-param name="string" select="ea:RESPONSE-REF" />
338                 <xsl:with-param name="delimiter" select="/" />
339               </xsl:call-template>
340             </xsl:variable>
341             <xsl:variable name="concat_response1">
342               <xsl:value-of select="concat($response1, '?type=ProcessEvent
)' " />
343             </xsl:variable>
344             <segments xsi:type="am:EventChainContainer">
345               <eventChain name="{ $segments_name}" stimulus="{ $
concat_stimulus1}" response="{ $concat_response1}" />
346             </segments>
347           </xsl:if>
348         </xsl:for-each>

```

```

349     </xsl:for-each>
350   </eventChains>
351 </xsl:if>
352 </xsl:for-each>
353 <xsl:for-each select="//ea:AGE-CONSTRAINT">
354   <xsl:variable name="ageConstraint_name" select="ea:SHORT-NAME" />
355   <xsl:variable name="ageValue" select="ea:NAME" />
356   <xsl:variable name="scope">
357     <xsl:call-template name="substring-after-last">
358       <xsl:with-param name="string" select="ea:SCOPE-REF" />
359       <xsl:with-param name="delimiter" select="'/'" />
360     </xsl:call-template>
361   </xsl:variable>
362   <xsl:variable name="concat_scope">
363     <xsl:value-of select="concat($scope, '?type=EventChain ')" />
364   </xsl:variable>
365   <timingConstraints xsi:type="am:EventChainLatencyConstraint" name="{ $
ageConstraint_name}" scope="{ $concat_scope}" type="Reaction">
366     <minimum value="{ $ageValue}" unit="ms" />
367     <maximum value="{ $ageValue}" unit="ms" />
368   </timingConstraints>
369 </xsl:for-each>
370 <xsl:for-each select="//ea:PERIODIC-CONSTRAINT">
371   <xsl:variable name="period" select="ea:NAME" />
372   <xsl:variable name="event_name">
373     <xsl:call-template name="substring-after-last">
374       <xsl:with-param name="string" select="ea:EVENT-REF" />
375       <xsl:with-param name="delimiter" select="'/'" />
376     </xsl:call-template>
377   </xsl:variable>
378   <xsl:for-each select="//ea:EVENT-FUNCTION">
379     <xsl:if test="$event_name = ea:SHORT-NAME">
380       <xsl:variable name="task_name">
381         <xsl:call-template name="substring-after-last">
382           <xsl:with-param name="string" select="ea:FUNCTION-IREF/
ea:FUNCTION-PROTOTYPE-TARGET-REF" />
383           <xsl:with-param name="delimiter" select="'/'" />
384         </xsl:call-template>
385       </xsl:variable>
386       <xsl:variable name="process_concat">
387         <xsl:value-of select="concat($task_name, '?type=Task ')" />
388       </xsl:variable>
389       <requirements xsi:type="am:ProcessRequirement" name="{ $task_name}"
severity="Critical" process="{ $process_concat}">
390         <limit xsi:type="am:TimeRequirementLimit" limitType="UpperLimit"
metric="ResponseTime">
391           <limitValue value="{ $period}" unit="ms" />
392         </limit>
393       </requirements>
394     </xsl:if>
395   </xsl:for-each>
396 </xsl:for-each>
397 </constraintsModel>
398 <mappingModel>
399   <schedulerAllocation scheduler="MICROSAR_task_scheduler_CPU0?type=
TaskScheduler" responsibility="CPU0?type=ProcessingUnit" executingPU="CPU0?type
=ProcessingUnit" />
400   <schedulerAllocation scheduler="MICROSAR_task_scheduler_CPU1?type=
TaskScheduler" responsibility="CPU1?type=ProcessingUnit" executingPU="CPU1?type
=ProcessingUnit" />
401   <schedulerAllocation scheduler="MICROSAR_task_scheduler_CPU2?type=
TaskScheduler" responsibility="CPU2?type=ProcessingUnit" executingPU="CPU2?type
=ProcessingUnit" />
402   <runnableAllocation scheduler="MICROSAR_task_scheduler_CPU0?type=
TaskScheduler" entity="ABS_T?type=Runnable" />
403   <runnableAllocation scheduler="MICROSAR_task_scheduler_CPU1?type=
TaskScheduler" entity="GlobalBrakeController?type=Runnable" />
404   <runnableAllocation scheduler="MICROSAR_task_scheduler_CPU1?type=
TaskScheduler" entity="BrakePedalLDM_T?type=Runnable" />
405   <runnableAllocation scheduler="MICROSAR_task_scheduler_CPU2?type=

```

```

406 TaskScheduler " entity="BrakeTorqMap?type=Runnable" />
    <runnableAllocation scheduler="MICROSAR_task_scheduler_CPU0?type=
TaskScheduler" entity="BrakeActuatorLDM?type=Runnable" />
407 <taskAllocation task="ABS_FL_Pt?type=Task" scheduler="
MICROSAR_task_scheduler_CPU0?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
408 <taskAllocation task="ABS_FR_Pt?type=Task" scheduler="
MICROSAR_task_scheduler_CPU0?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
409 <taskAllocation task="ABS_RL_Pt?type=Task" scheduler="
MICROSAR_task_scheduler_CPU0?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
410 <taskAllocation task="ABS_RR_Pt?type=Task" scheduler="
MICROSAR_task_scheduler_CPU0?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
411 <taskAllocation task="pGlobalBrakeController?type=Task" scheduler="
MICROSAR_task_scheduler_CPU1?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
412 <taskAllocation task="pLDM_Brake_FL?type=Task" scheduler="
MICROSAR_task_scheduler_CPU0?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
413 <taskAllocation task="pLDM_Brake_FR?type=Task" scheduler="
MICROSAR_task_scheduler_CPU0?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
414 <taskAllocation task="pLDM_Brake_RL?type=Task" scheduler="
MICROSAR_task_scheduler_CPU0?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
415 <taskAllocation task="pLDM_Brake_RR?type=Task" scheduler="
MICROSAR_task_scheduler_CPU0?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
416 <taskAllocation task="pBrakeTorqueMap?type=Task" scheduler="
MICROSAR_task_scheduler_CPU2?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
417 <taskAllocation task="pBrakePedalLDM?type=Task" scheduler="
MICROSAR_task_scheduler_CPU2?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
418 </mappingModel>
419 </am:Amalthea>
420 </xsl:template>
421 </xsl:stylesheet>

```

Listing A.2: XSLT code for transforming AUTOSAR to AMALTHEA model

```

1
2 <?xml version="1.0" encoding="UTF-8"?>
3 <!-- xsl stylesheet declaration -->
4 <xsl:stylesheet xmlns:xsl="http://www.w3.org/1999/XSL/Transform" xmlns:ar="http://
autosar.org/schema/r4.0" xmlns:exslt="http://exslt.org/common" version="1.0"
extension-element-prefixes="exslt">
5 <xsl:output method="xml" indent="yes" />
6 <!-- This template is used to extract a sub-string within a string after the last
occurrence of the delimiter '/' -->
7 <xsl:template name="substring-after-last">
8 <xsl:param name="string" />
9 <xsl:param name="delimiter" />
10 <xsl:choose>
11 <xsl:when test="contains($string, $delimiter)">
12 <xsl:call-template name="substring-after-last">
13 <xsl:with-param name="string" select="substring-after($string, $delimiter
)" />
14 <xsl:with-param name="delimiter" select="$delimiter" />
15 </xsl:call-template>
16 </xsl:when>
17 <xsl:otherwise>
18 <xsl:value-of select="$string" />
19 </xsl:otherwise>
20 </xsl:choose>
21 </xsl:template>
22 <!-- This template is used to get the stimuli name -->
23 <xsl:template name="get-stimuli-name">

```

```

24 <xsl:param name="taskName" />
25 <xsl:for-each select="//ar:TD-EVENT-SWC-INTERNAL-BEHAVIOR/ar:COMPONENT-IREF/
ar:TARGET-COMPONENT-REF">
26   <xsl:variable name="EventFunctionName" select="../../ar:SHORT-NAME" />
27   <xsl:variable name="Var2">
28     <xsl:call-template name="substring-after-last">
29       <xsl:with-param name="string" select="current()" />
30       <xsl:with-param name="delimiter" select="/'/" />
31     </xsl:call-template>
32   </xsl:variable>
33   <!-- <varoutput>
34     <xsl:value-of select="$Var2"/>
35   </varoutput> -->
36   <xsl:if test="$taskName = $Var2">
37     <xsl:for-each select="//ar:PERIODIC-EVENT-TRIGGERING/ar:EVENT-REF">
38       <xsl:variable name="Var3">
39         <xsl:call-template name="substring-after-last">
40           <xsl:with-param name="string" select="current()" />
41           <xsl:with-param name="delimiter" select="/'/" />
42         </xsl:call-template>
43       </xsl:variable>
44       <xsl:if test="$Var3 = $EventFunctionName">
45         <xsl:value-of select="concat(../ar:SHORT-NAME, '?type=PeriodicStimulus
46         ')" />
47       </xsl:if>
48     </xsl:for-each>
49   </xsl:if>
50 </xsl:for-each>
51 </xsl:template>
52 <!-- This template is used to get the instruction count for each runnable -->
53 <xsl:template name="get-instruction-count">
54   <xsl:param name="runnableName" />
55   <xsl:for-each select="//ar:EXECUTION-TIME-CONSTRAINT">
56     <xsl:variable name="runnable_entity">
57       <xsl:call-template name="substring-after-last">
58         <xsl:with-param name="string" select="ar:EXECUTABLE-REF" />
59         <xsl:with-param name="delimiter" select="/'/" />
60       </xsl:call-template>
61     </xsl:variable>
62     <xsl:if test="$runnableName = $runnable_entity">
63       <xsl:variable name="instruction_count" select="ar:MAXIMUM/ar:CSE-CODE" />
64       <xsl:value-of select="$instruction_count" />
65     </xsl:if>
66   </xsl:for-each>
67 </xsl:template>
68 <!-- This template is used to get the processPrototypes -->
69 <xsl:template name="get_processPrototypes">
70   <processPrototypes name="">
71     <xsl:for-each select="//ar:EXECUTION-ORDER-CONSTRAINT/ar:ORDERED-ELEMENTS/
ar:EOC-EXECUTABLE-ENTITY-REF">
72       <xsl:variable name="direct_successor" select="ar:DIRECT-SUCCESSOR-REFS" />
73       <xsl:if test="$direct_successor != ''">
74         <xsl:variable name="origin">
75           <xsl:call-template name="substring-after-last">
76             <xsl:with-param name="string" select="ar:EXECUTABLE-REF" />
77             <xsl:with-param name="delimiter" select="/'/" />
78           </xsl:call-template>
79         </xsl:variable>
80         <xsl:variable name="concat_origin">
81           <xsl:value-of select="concat($origin, '?type=Runnable') " />
82         </xsl:variable>
83         <xsl:variable name="eo_successor_name">
84           <xsl:call-template name="substring-after-last">
85             <xsl:with-param name="string" select="ar:DIRECT-SUCCESSOR-REFS/
ar:DIRECT-SUCCESSOR-REF" />
86             <xsl:with-param name="delimiter" select="/'/" />
87           </xsl:call-template>
88         </xsl:variable>
89         <xsl:for-each select="//ar:EOC-EXECUTABLE-ENTITY-REF">
90           <xsl:if test="$eo_successor_name = ar:SHORT-NAME">

```

```

90     <xsl:variable name="target">
91         <xsl:call-template name="substring-after-last">
92             <xsl:with-param name="string" select="ar:EXECUTABLE-REF" />
93             <xsl:with-param name="delimiter" select="/" />
94         </xsl:call-template>
95     </xsl:variable>
96     <xsl:variable name="concat_target">
97         <xsl:value-of select="concat($target, '?type=Runnable')"/>
98     </xsl:variable>
99     <orderPrecedenceSpec origin="{concat($origin)}" target="{concat_target}" orderType="directOrder" />
100 </xsl:if>
101 </xsl:for-each>
102 </xsl:if>
103 </xsl:for-each>
104 </processPrototypes>
105 </xsl:template>
106 <!-- xsl template declaration:
107 template tells the xlst processor about which section of xml
108 document to be formatted. It takes an XPath expression.
109 In our case, it is matching root element -->
110 <xsl:template match="/">
111     <!-- New Line -->
112     <xsl:text />
113     <am:Amalthea xmlns:am="http://app4mc.eclipse.org/amalthea/0.9.2" xmlns:xmi="
114         http://www.omg.org/XMI" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
115         xmi:version="2.0">
116         <swModel>
117             <xsl:for-each select="//ar:SW-COMPONENT-PROTOTYPE">
118                 <xsl:variable name="taskName" select="ar:SHORT-NAME" />
119                 <xsl:variable name="Var1">
120                     <xsl:call-template name="substring-after-last">
121                         <xsl:with-param name="string" select="ar:TYPE-TREF" />
122                         <xsl:with-param name="delimiter" select="/" />
123                     </xsl:call-template>
124                 </xsl:variable>
125                 <xsl:variable name="ref1">
126                     <xsl:value-of select="concat($Var1, '?type=Runnable')"/>
127                 </xsl:variable>
128                 <xsl:variable name="call_seq_name">
129                     <xsl:value-of select="concat('CS_', $taskName)"/>
130                 </xsl:variable>
131                 <xsl:call-template name="get-stimuli-name">
132                     <xsl:with-param name="taskName" select="$taskName" />
133                 </xsl:call-template>
134                 <xsl:variable name="stimuli_name">
135                     <xsl:call-template name="get-stimuli-name">
136                         <xsl:with-param name="taskName" select="$taskName" />
137                     </xsl:call-template>
138                 </xsl:variable>
139                 <tasks name="{taskName}" stimuli="{stimuli_name}" preemption="
140                 preemptive" multipleTaskActivationLimit="1">
141                     <callGraph>
142                         <graphEntries xsi:type="am:CallSequence" name="{call_seq_name}">
143                             <calls xsi:type="am:TaskRunnableCall" runnable="{ref1}" />
144                         </graphEntries>
145                     </callGraph>
146                 </tasks>
147             </xsl:for-each>
148             <xsl:for-each select="//ar:RUNNABLE-ENTITY">
149                 <xsl:variable name="runnableName" select="ar:SHORT-NAME" />
150                 <xsl:variable name="ref3">
151                     <xsl:call-template name="get-instruction-count">
152                         <xsl:with-param name="runnableName" select="$runnableName" />
153                     </xsl:call-template>
154                 </xsl:variable>
155                 <runnables name="{runnableName}" callback="false" service="false">
156                     <runnableItems xsi:type="am:ExecutionNeed">
157                         <default key="Instructions">
158                             <value xsi:type="am:NeedConstant" value="{ref3}" />
159                         </default>
160                     </runnableItems>
161                 </runnables>

```

```

156     </xsl:for-each>
157     <xsl:call-template name="get_processPrototypes" />
158 </swModel>
159 <hwModel>
160     <definitions xsi:type="am:ProcessingUnitDefinition" name="CPU0_type" puType
161     ="CPU" features="Instructions/IPC_1.0?type=HwFeature" />
162     <definitions xsi:type="am:ProcessingUnitDefinition" name="CPU1_type" puType
163     ="CPU" features="Instructions/IPC_1.0?type=HwFeature" />
164     <definitions xsi:type="am:ProcessingUnitDefinition" name="CPU2_type" puType
165     ="CPU" features="Instructions/IPC_1.0?type=HwFeature" />
166     <featureCategories name="Instructions" featureType="performance">
167     <features name="IPC_1.0" value="1.0" />
168     </featureCategories>
169     <structures name="infineon_aurix_tc297t_model" structureType="System">
170     <structures name="ECU_Main" structureType="ECU">
171     <structures name="infineon_aurix_tc297t" structureType="Microcontroller
172     ">
173     <modules xsi:type="am:ProcessingUnit" name="CPU0" frequencyDomain="
174     QuartzCPU0?type=FrequencyDomain" definition="CPU0_type?type=
175     ProcessingUnitDefinition" />
176     <modules xsi:type="am:ProcessingUnit" name="CPU1" frequencyDomain="
177     QuartzCPU1?type=FrequencyDomain" definition="CPU1_type?type=
178     ProcessingUnitDefinition" />
179     <modules xsi:type="am:ProcessingUnit" name="CPU2" frequencyDomain="
180     QuartzCPU2?type=FrequencyDomain" definition="CPU2_type?type=
181     ProcessingUnitDefinition" />
182     </structures>
183 </structures>
184 </structures>
185 <xsl:for-each select="//ar:HW-ELEMENT">
186 <xsl:variable name="name" select="ar:SHORT-NAME" />
187 <xsl:if test="ar:CATEGORY = 'CPU'">
188 <xsl:variable name="HW_Type">
189 <xsl:call-template name="substring-after-last">
190 <xsl:with-param name="string" select="ar:HW-TYPE-REF" />
191 <xsl:with-param name="delimiter" select="'/'" />
192 </xsl:call-template>
193 </xsl:variable>
194 <xsl:for-each select="//ar:HW-TYPE">
195 <xsl:if test="ar:SHORT-NAME = $HW_Type">
196 <xsl:variable name="clock_freq" select="ar:HW-ATTRIBUTE-VALUES/
197 ar:HW-ATTRIBUTE-VALUE/ar:V" />
198 <domains xsi:type="am:FrequencyDomain" name="{ $name }" clockGating="
199 false">
200 <defaultValue value="{ $clock_freq }" unit="Hz" />
201 </domains>
202 </xsl:if>
203 </xsl:for-each>
204 </xsl:if>
205 </xsl:for-each>
206 </hwModel>
207 <osModel>
208 <xsl:for-each select="//ar:SYSTEM">
209 <xsl:variable name="oSName" select="ar:SHORT-NAME" />
210 <xsl:variable name="categoryName" select="ar:CATEGORY" />
211 <xsl:if test="$categoryName = 'Operating System'">
212 <operatingSystems name="{ $oSName }">
213 <taskSchedulers name="MICROSAR_task_scheduler_CPU0">
214 <schedulingAlgorithm xsi:type="am:OSEK" />
215 </taskSchedulers>
216 <taskSchedulers name="MICROSAR_task_scheduler_CPU1">
217 <schedulingAlgorithm xsi:type="am:OSEK" />
218 </taskSchedulers>
219 <taskSchedulers name="MICROSAR_task_scheduler_CPU2">
220 <schedulingAlgorithm xsi:type="am:OSEK" />
221 </taskSchedulers>
222 </operatingSystems>
223 </xsl:if>
224 </xsl:for-each>
225 </osModel>

```

```

214 <stimuliModel>
215   <xsl:for-each select="//ar:PERIODIC-EVENT-TRIGGERING">
216     <stimuli xsi:type="am:PeriodicStimulus" name="{ar:SHORT-NAME}">
217       <offset value="0" unit="ms" />
218       <recurrence value="{ar:PERIOD/ar:CSE-CODE}" unit="ms" />
219     </stimuli>
220   </xsl:for-each>
221 </stimuliModel>
222 <eventModel>
223   <xsl:for-each select="//ar:TD-EVENT-SWC-INTERNAL-BEHAVIOR">
224     <xsl:variable name="eventName" select="ar:SHORT-NAME" />
225     <xsl:variable name="eventType" select="
226 ar:TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE" />
227     <xsl:variable name="entity_name">
228       <xsl:call-template name="substring-after-last">
229         <xsl:with-param name="string" select="ar:COMPONENT-IREF/
230 ar:TARGET-COMPONENT-REF" />
231         <xsl:with-param name="delimiter" select="/" />
232       </xsl:call-template>
233     </xsl:variable>
234     <xsl:variable name="entity">
235       <xsl:value-of select="concat($entity_name, '?type=Task')" />
236     </xsl:variable>
237     <xsl:choose>
238       <xsl:when test="$eventType = 'RUNNABLE-ENTITY-ACTIVATED'">
239         <events xsi:type="am:ProcessEvent" name="{eventName}" eventType="
240 activate" entity="{entity}" />
241       </xsl:when>
242       <xsl:otherwise>
243         <events xsi:type="am:ProcessEvent" name="{eventName}" eventType="
244 terminate" entity="{entity}" />
245       </xsl:otherwise>
246     </xsl:choose>
247   </xsl:for-each>
248 </eventModel>
249 <constraintsModel>
250   <xsl:for-each select="//ar:TIMING-DESCRIPTION-EVENT-CHAIN">
251     <xsl:variable name="eventChainName" select="ar:SHORT-NAME" />
252     <xsl:variable name="segment_refs" select="ar:SEGMENT-REFS" />
253     <xsl:if test="$segment_refs != ''">
254       <xsl:variable name="stimulus">
255         <xsl:call-template name="substring-after-last">
256           <xsl:with-param name="string" select="ar:STIMULUS-REF" />
257           <xsl:with-param name="delimiter" select="/" />
258         </xsl:call-template>
259       </xsl:variable>
260       <xsl:variable name="concat_stimulus">
261         <xsl:value-of select="concat($stimulus, '?type=ProcessEvent')" />
262       </xsl:variable>
263       <xsl:variable name="response">
264         <xsl:call-template name="substring-after-last">
265           <xsl:with-param name="string" select="ar:RESPONSE-REF" />
266           <xsl:with-param name="delimiter" select="/" />
267         </xsl:call-template>
268       </xsl:variable>
269       <xsl:variable name="concat_response">
270         <xsl:value-of select="concat($response, '?type=ProcessEvent')" />
271       </xsl:variable>
272       <eventChains name="{eventName}" stimulus="{concat_stimulus}"
273 response="{concat_response}">
274         <xsl:for-each select="ar:SEGMENT-REFS/ar:SEGMENT-REF">
275           <xsl:variable name="segments_name">
276             <xsl:call-template name="substring-after-last">
277               <xsl:with-param name="string" select="current()" />
278               <xsl:with-param name="delimiter" select="/" />
279             </xsl:call-template>
280           </xsl:variable>
281           <xsl:for-each select="//ar:TIMING-DESCRIPTION-EVENT-CHAIN">
282             <xsl:if test="$segments_name = ar:SHORT-NAME">
283               <xsl:variable name="stimulus1">

```

```

279         <xsl:call-template name="substring-after-last">
280           <xsl:with-param name="string" select="ar:STIMULUS-REF" />
281           <xsl:with-param name="delimiter" select="'/'" />
282         </xsl:call-template>
283       </xsl:variable>
284       <xsl:variable name="concat_stimulus1">
285         <xsl:value-of select="concat($stimulus1, '?type=ProcessEvent
')" />
286       </xsl:variable>
287       <xsl:variable name="response1">
288         <xsl:call-template name="substring-after-last">
289           <xsl:with-param name="string" select="ar:RESPONSE-REF" />
290           <xsl:with-param name="delimiter" select="'/'" />
291         </xsl:call-template>
292       </xsl:variable>
293       <xsl:variable name="concat_response1">
294         <xsl:value-of select="concat($response1, '?type=ProcessEvent
')" />
295       </xsl:variable>
296       <segments xsi:type="am:EventChainContainer">
297         <eventChain name="{${segments_name}" stimulus="{${
concat_stimulus1}" response="{${concat_response1}" />
298       </segments>
299     </xsl:if>
300   </xsl:for-each>
301 </xsl:for-each>
302 </eventChains>
303 </xsl:if>
304 </xsl:for-each>
305 <xsl:for-each select="//ar:LATENCY-TIMING-CONSTRAINT">
306   <xsl:variable name="latencyConstraint_name" select="ar:SHORT-NAME" />
307   <xsl:variable name="latencyValue" select="ar:MAXIMUM/ar:CSE-CODE" />
308   <xsl:variable name="scope">
309     <xsl:call-template name="substring-after-last">
310       <xsl:with-param name="string" select="ar:SCOPE-REF" />
311       <xsl:with-param name="delimiter" select="'/'" />
312     </xsl:call-template>
313   </xsl:variable>
314   <xsl:variable name="concat_scope">
315     <xsl:value-of select="concat($scope, '?type=EventChain ')" />
316   </xsl:variable>
317   <timingConstraints xsi:type="am:EventChainLatencyConstraint" name="{${
latencyConstraint_name}" scope="{${concat_scope}" type="Reaction">
318     <minimum value="{${latencyValue}" unit="ms" />
319     <maximum value="{${latencyValue}" unit="ms" />
320   </timingConstraints>
321 </xsl:for-each>
322 <xsl:for-each select="//ar:PERIODIC-EVENT-TRIGGERING">
323   <xsl:variable name="period" select="ar:PERIOD/ar:CSE-CODE" />
324   <xsl:variable name="event_name">
325     <xsl:call-template name="substring-after-last">
326       <xsl:with-param name="string" select="ar:EVENT-REF" />
327       <xsl:with-param name="delimiter" select="'/'" />
328     </xsl:call-template>
329   </xsl:variable>
330   <xsl:for-each select="//ar:TD-EVENT-SWC-INTERNAL-BEHAVIOR">
331     <xsl:if test="$event_name = ar:SHORT-NAME">
332       <xsl:variable name="task_name">
333         <xsl:call-template name="substring-after-last">
334           <xsl:with-param name="string" select="ar:COMPONENT-IREF/
ar:TARGET-COMPONENT-REF" />
335         <xsl:with-param name="delimiter" select="'/'" />
336       </xsl:call-template>
337     </xsl:variable>
338     <xsl:variable name="process_concat">
339       <xsl:value-of select="concat($task_name, '?type=Task ')" />
340     </xsl:variable>
341     <requirements xsi:type="am:ProcessRequirement" name="{${task_name}"
severity="Critical" process="{${process_concat}">
342       <limit xsi:type="am:TimeRequirementLimit" limitType="UpperLimit"

```

```

343     metric="ResponseTime">
344         <limitValue value="{ $period }" unit="ms" />
345     </limit>
346 </requirements>
347 </xsl:if>
348 </xsl:for-each>
349 </constraintsModel>
350 <mappingModel>
351 <schedulerAllocation scheduler="MICROSAR_task_scheduler_CPU0?type=
TaskScheduler" responsibility="CPU0?type=ProcessingUnit" executingPU="CPU0?type
=ProcessingUnit" />
352 <schedulerAllocation scheduler="MICROSAR_task_scheduler_CPU1?type=
TaskScheduler" responsibility="CPU1?type=ProcessingUnit" executingPU="CPU1?type
=ProcessingUnit" />
353 <schedulerAllocation scheduler="MICROSAR_task_scheduler_CPU2?type=
TaskScheduler" responsibility="CPU2?type=ProcessingUnit" executingPU="CPU2?type
=ProcessingUnit" />
354 <runnableAllocation scheduler="MICROSAR_task_scheduler_CPU0?type=
TaskScheduler" entity="ABS_T?type=Runnable" />
355 <runnableAllocation scheduler="MICROSAR_task_scheduler_CPU1?type=
TaskScheduler" entity="GlobalBrakeController?type=Runnable" />
356 <runnableAllocation scheduler="MICROSAR_task_scheduler_CPU1?type=
TaskScheduler" entity="BrakePedalLDM_T?type=Runnable" />
357 <runnableAllocation scheduler="MICROSAR_task_scheduler_CPU2?type=
TaskScheduler" entity="BrakeTorqMap?type=Runnable" />
358 <runnableAllocation scheduler="MICROSAR_task_scheduler_CPU0?type=
TaskScheduler" entity="BrakeActuatorLDM?type=Runnable" />
359 <taskAllocation task="ABS_FL_Pt?type=Task" scheduler="
MICROSAR_task_scheduler_CPU0?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
360 <taskAllocation task="ABS_FR_Pt?type=Task" scheduler="
MICROSAR_task_scheduler_CPU0?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
361 <taskAllocation task="ABS_RL_Pt?type=Task" scheduler="
MICROSAR_task_scheduler_CPU0?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
362 <taskAllocation task="ABS_RR_Pt?type=Task" scheduler="
MICROSAR_task_scheduler_CPU0?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
363 <taskAllocation task="pGlobalBrakeController?type=Task" scheduler="
MICROSAR_task_scheduler_CPU1?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
364 <taskAllocation task="pLDM_Brake_FL?type=Task" scheduler="
MICROSAR_task_scheduler_CPU0?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
365 <taskAllocation task="pLDM_Brake_FR?type=Task" scheduler="
MICROSAR_task_scheduler_CPU0?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
366 <taskAllocation task="pLDM_Brake_RL?type=Task" scheduler="
MICROSAR_task_scheduler_CPU0?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
367 <taskAllocation task="pLDM_Brake_RR?type=Task" scheduler="
MICROSAR_task_scheduler_CPU0?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
368 <taskAllocation task="pBrakeTorqueMap?type=Task" scheduler="
MICROSAR_task_scheduler_CPU2?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
369 <taskAllocation task="pBrakePedalLDM?type=Task" scheduler="
MICROSAR_task_scheduler_CPU2?type=TaskScheduler" affinity="CPU2?type=
ProcessingUnit CPU1?type=ProcessingUnit CPU0?type=ProcessingUnit" />
370 </mappingModel>
371 </am:Amalthea>
372 </xsl:template>
373 </xsl:stylesheet>

```

Listing A.3: AUTOSAR model for BBW component

```

1
2 <?xml version="1.0" encoding="UTF-8"?>

```

```

3 <AUTOSAR xmlns="http://autosar.org/schema/r4.0" xmlns:xsi="http://www.w3.org/2001/
  XMLSchema-instance" xsi:schemaLocation="http://autosar.org/schema/r4.0
  AUTOSAR_4-2-2.xsd">
4 <AR-PACKAGES>
5 <AR-PACKAGE>
6 <SHORT-NAME>BBW_SWC_Description</SHORT-NAME>
7 <AR-PACKAGES>
8 <AR-PACKAGE>
9 <SHORT-NAME>Constraints</SHORT-NAME>
10 <ELEMENTS>
11 <SWC-TIMING>
12 <SHORT-NAME>TimingConstraints</SHORT-NAME>
13 <TIMING-GUARANTEES>
14 <EXECUTION-TIME-CONSTRAINT UUID=" ">
15 <SHORT-NAME>EX_ABS_T</SHORT-NAME>
16 <EXECUTABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
  SwComponents/ABS_T_Information/ABS_T//ABS_T</EXECUTABLE-REF>
17 <EXECUTION-TIME-TYPE>NET</EXECUTION-TIME-TYPE>
18 <MAXIMUM>
19 <CSE-CODE>15000</CSE-CODE>
20 </MAXIMUM>
21 </EXECUTION-TIME-CONSTRAINT>
22 <EXECUTION-TIME-CONSTRAINT UUID=" ">
23 <SHORT-NAME>EX_BrakePedalLDM_T</SHORT-NAME>
24 <EXECUTABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
  SwComponents/BrakePedalLDM_T_Information/BrakePedalLDM_T//BrakePedalLDM_T</
  EXECUTABLE-REF>
25 <EXECUTION-TIME-TYPE>NET</EXECUTION-TIME-TYPE>
26 <MAXIMUM>
27 <CSE-CODE>6000</CSE-CODE>
28 </MAXIMUM>
29 </EXECUTION-TIME-CONSTRAINT>
30 <EXECUTION-TIME-CONSTRAINT UUID=" ">
31 <SHORT-NAME>EX_BrakeTorqMap</SHORT-NAME>
32 <EXECUTABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
  SwComponents/BrakeTorqMap_Information/BrakeTorqMap//BrakeTorqMap</
  EXECUTABLE-REF>
33 <EXECUTION-TIME-TYPE>NET</EXECUTION-TIME-TYPE>
34 <MAXIMUM>
35 <CSE-CODE>9000</CSE-CODE>
36 </MAXIMUM>
37 </EXECUTION-TIME-CONSTRAINT>
38 <EXECUTION-TIME-CONSTRAINT UUID=" ">
39 <SHORT-NAME>EX_GlobalBrakeController</SHORT-NAME>
40 <EXECUTABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
  SwComponents/GlobalBrakeController_Information/GlobalBrakeController//
  GlobalBrakeController</EXECUTABLE-REF>
41 <EXECUTION-TIME-TYPE>NET</EXECUTION-TIME-TYPE>
42 <MAXIMUM>
43 <CSE-CODE>12000</CSE-CODE>
44 </MAXIMUM>
45 </EXECUTION-TIME-CONSTRAINT>
46 <LATENCY-TIMING-CONSTRAINT UUID=" ">
47 <SHORT-NAME>LatencyConstraint_FL</SHORT-NAME>
48 <CATEGORY />
49 <LATENCY-CONSTRAINT-TYPE>REACTION</LATENCY-CONSTRAINT-TYPE>
50 <SCOPE-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN">/
  BBW_SWC_Description/EventChains//EC_Sequence_FL</SCOPE-REF>
51 <MAXIMUM>
52 <CSE-CODE>20</CSE-CODE>
53 </MAXIMUM>
54 </LATENCY-TIMING-CONSTRAINT>
55 <LATENCY-TIMING-CONSTRAINT UUID=" ">
56 <SHORT-NAME>LatencyConstraint_FR</SHORT-NAME>
57 <LATENCY-CONSTRAINT-TYPE>REACTION</LATENCY-CONSTRAINT-TYPE>
58 <SCOPE-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN">/
  BBW_SWC_Description/EventChains//EC_Sequence_FR</SCOPE-REF>
59 <MAXIMUM>
60 <CSE-CODE>20</CSE-CODE>
61 </MAXIMUM>

```

## A. Appendix 1

```
62 </LATENCY-TIMING-CONSTRAINT>
63 <LATENCY-TIMING-CONSTRAINT UUID=" ">
64 <SHORT-NAME>LatencyConstraint_RL</SHORT-NAME>
65 <LATENCY-CONSTRAINT-TYPE>REACTION</LATENCY-CONSTRAINT-TYPE>
66 <SCOPE-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN"/>
BBW_SWC_Description/EventChains//EC_Sequence_RL</SCOPE-REF>
67 <MAXIMUM>
68 <CSE-CODE>20</CSE-CODE>
69 </MAXIMUM>
70 </LATENCY-TIMING-CONSTRAINT>
71 <PERIODIC-EVENT-TRIGGERING UUID=" ">
72 <SHORT-NAME>Periodic_Constraint_1</SHORT-NAME>
73 <EVENT-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>
BBW_SWC_Description/EventChains/Events/Event_BrakePedalLDM</EVENT-REF>
74 <PERIOD>
75 <CSE-CODE>2</CSE-CODE>
76 </PERIOD>
77 </PERIODIC-EVENT-TRIGGERING>
78 <PERIODIC-EVENT-TRIGGERING S=" " UUID=" ">
79 <SHORT-NAME>Periodic_Constraint_10</SHORT-NAME>
80 <EVENT-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>
BBW_SWC_Description/EventChains/Events/Event_ABS_RL_Pt</EVENT-REF>
81 <PERIOD>
82 <CSE-CODE>5</CSE-CODE>
83 </PERIOD>
84 </PERIODIC-EVENT-TRIGGERING>
85 <PERIODIC-EVENT-TRIGGERING UUID=" ">
86 <SHORT-NAME>Periodic_Constraint_2</SHORT-NAME>
87 <EVENT-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>
BBW_SWC_Description/EventChains/Events/EventBrakeTorqueMap</EVENT-REF>
88 <PERIOD>
89 <CSE-CODE>3</CSE-CODE>
90 </PERIOD>
91 </PERIODIC-EVENT-TRIGGERING>
92 <PERIODIC-EVENT-TRIGGERING UUID=" ">
93 <SHORT-NAME>Periodic_Constraint_3</SHORT-NAME>
94 <EVENT-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>
BBW_SWC_Description/EventChains/Events/Event_GlobalBrakeController</EVENT-REF>
95 <PERIOD>
96 <CSE-CODE>4</CSE-CODE>
97 </PERIOD>
98 </PERIODIC-EVENT-TRIGGERING>
99 <PERIODIC-EVENT-TRIGGERING UUID=" ">
100 <SHORT-NAME>Periodic_Constraint_4</SHORT-NAME>
101 <EVENT-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>
BBW_SWC_Description/EventChains/Events/Event_pLDM_Brake_FL</EVENT-REF>
102 <PERIOD S=" ">
103 <CSE-CODE>6</CSE-CODE>
104 </PERIOD>
105 </PERIODIC-EVENT-TRIGGERING>
106 <PERIODIC-EVENT-TRIGGERING UUID=" ">
107 <SHORT-NAME>Periodic_Constraint_5</SHORT-NAME>
108 <EVENT-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>
BBW_SWC_Description/EventChains/Events/Event_pLDM_Brake_FR</EVENT-REF>
109 <PERIOD>
110 <CSE-CODE>6</CSE-CODE>
111 </PERIOD>
112 </PERIODIC-EVENT-TRIGGERING>
113 <PERIODIC-EVENT-TRIGGERING UUID=" ">
114 <SHORT-NAME>Periodic_Constraint_6</SHORT-NAME>
115 <EVENT-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>
BBW_SWC_Description/EventChains/Events/Event_pLDM_Brake_RL</EVENT-REF>
116 <PERIOD>
117 <CSE-CODE>6</CSE-CODE>
118 </PERIOD>
119 </PERIODIC-EVENT-TRIGGERING>
120 <PERIODIC-EVENT-TRIGGERING UUID=" ">
121 <SHORT-NAME>Periodic_Constraint_7</SHORT-NAME>
122 <EVENT-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>
BBW_SWC_Description/EventChains/Events/Event_pLDM_Brake_RR</EVENT-REF>
```

```

123         <PERIOD>
124             <CSE-CODE>6</CSE-CODE>
125         </PERIOD>
126     </PERIODIC-EVENT-TRIGGERING>
127     <PERIODIC-EVENT-TRIGGERING UUID=" ">
128         <SHORT-NAME>Periodic_Constraint_8</SHORT-NAME>
129         <EVENT-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR">/
BBW_SWC_Description/EventChains/Events/Event_ABS_FL_Pt</EVENT-REF>
130     <PERIOD>
131         <CSE-CODE>5</CSE-CODE>
132     </PERIOD>
133 </PERIODIC-EVENT-TRIGGERING>
134 <PERIODIC-EVENT-TRIGGERING UUID=" ">
135     <SHORT-NAME>Periodic_Constraint_9</SHORT-NAME>
136     <EVENT-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR">/
BBW_SWC_Description/EventChains/Events/Event_ABS_FR_Pt</EVENT-REF>
137 <PERIOD>
138     <CSE-CODE>5</CSE-CODE>
139 </PERIOD>
140 </PERIODIC-EVENT-TRIGGERING>
141 </TIMING-GUARANTEES>
142 <TIMING-REQUIREMENTS>
143     <EXECUTION-TIME-CONSTRAINT UUID=" ">
144         <SHORT-NAME>EX_BrakeActuatorLDM</SHORT-NAME>
145         <EXECUTABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
SwComponents/BrakeActuatorLDM_Information/BrakeActuatorLDM//BrakeActuatorLDM</
EXECUTABLE-REF>
146     <EXECUTION-TIME-TYPE>NET</EXECUTION-TIME-TYPE>
147     <MAXIMUM>
148         <CSE-CODE>180000</CSE-CODE>
149     </MAXIMUM>
150 </EXECUTION-TIME-CONSTRAINT>
151 <EXECUTION-ORDER-CONSTRAINT>
152     <SHORT-NAME>Execution Order</SHORT-NAME>
153     <EXECUTION-ORDER-CONSTRAINT-TYPE>ORDINARY-EOC</
EXECUTION-ORDER-CONSTRAINT-TYPE>
154     <ORDERED-ELEMENTS>
155         <EOC-EXECUTABLE-ENTITY-REF>
156             <SHORT-NAME>EO_ABS_T</SHORT-NAME>
157             <DIRECT-SUCCESSOR-REFS>
158                 <DIRECT-SUCCESSOR-REF DEST="EOC-EXECUTABLE-ENTITY-REF">/
BBW_SWC_Description/Constraints/TimingConstraints/Execution Order/
EO_BrakeActuatorLDM</DIRECT-SUCCESSOR-REF>
159             </DIRECT-SUCCESSOR-REFS>
160             <EXECUTABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
SwComponents/ABS_T_Information/ABS_T//ABS_T</EXECUTABLE-REF>
161         </EOC-EXECUTABLE-ENTITY-REF>
162         <EOC-EXECUTABLE-ENTITY-REF UUID=" ">
163             <SHORT-NAME>EO_BrakeActuatorLDM</SHORT-NAME>
164             <EXECUTABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
SwComponents/BrakeActuatorLDM_Information/BrakeActuatorLDM//BrakeActuatorLDM</
EXECUTABLE-REF>
165         </EOC-EXECUTABLE-ENTITY-REF>
166         <EOC-EXECUTABLE-ENTITY-REF S=" ">
167             <SHORT-NAME>EO_BrakePedalLDM_T</SHORT-NAME>
168             <DIRECT-SUCCESSOR-REFS>
169                 <DIRECT-SUCCESSOR-REF DEST="EOC-EXECUTABLE-ENTITY-REF">/
BBW_SWC_Description/Constraints/TimingConstraints/Execution Order/
EO_BrakeTorqMap</DIRECT-SUCCESSOR-REF>
170             </DIRECT-SUCCESSOR-REFS>
171             <EXECUTABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
SwComponents/BrakePedalLDM_T_Information/BrakePedalLDM_T//BrakePedalLDM_T</
EXECUTABLE-REF>
172         </EOC-EXECUTABLE-ENTITY-REF>
173         <EOC-EXECUTABLE-ENTITY-REF>
174             <SHORT-NAME>EO_BrakeTorqMap</SHORT-NAME>
175             <DIRECT-SUCCESSOR-REFS>
176                 <DIRECT-SUCCESSOR-REF DEST="EOC-EXECUTABLE-ENTITY-REF">/
BBW_SWC_Description/Constraints/TimingConstraints/Execution Order/
EO_GlobalBrakeController</DIRECT-SUCCESSOR-REF>

```

## A. Appendix 1

```
177         </DIRECT-SUCCESSOR-REFS>
178         <EXECUTABLE-REF DEST="RUNNABLE-ENTITY"/>/BBW_SWC_Description/
SwComponents/BrakeTorqMap_Information/BrakeTorqMap//BrakeTorqMap</
EXECUTABLE-REF>
179         </EOC-EXECUTABLE-ENTITY-REF>
180         <EOC-EXECUTABLE-ENTITY-REF>
181         <SHORT-NAME>EO_GlobalBrakeController</SHORT-NAME>
182         <DIRECT-SUCCESSOR-REFS>
183         <DIRECT-SUCCESSOR-REF DEST="EOC-EXECUTABLE-ENTITY-REF"/>/
BBW_SWC_Description/Constraints/TimingConstraints/Execution Order/EO_ABS_T</
DIRECT-SUCCESSOR-REF>
184         </DIRECT-SUCCESSOR-REFS>
185         <EXECUTABLE-REF DEST="RUNNABLE-ENTITY"/>/BBW_SWC_Description/
SwComponents/GlobalBrakeController_Information/GlobalBrakeController//
GlobalBrakeController</EXECUTABLE-REF>
186         </EOC-EXECUTABLE-ENTITY-REF>
187         </ORDERED-ELEMENTS>
188         </EXECUTION-ORDER-CONSTRAINT>
189         <LATENCY-TIMING-CONSTRAINT UUID=" ">
190         <SHORT-NAME>LatencyConstraint_RR</SHORT-NAME>
191         <LATENCY-CONSTRAINT-TYPE>REACTION</LATENCY-CONSTRAINT-TYPE>
192         <SCOPE-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN"/>/
BBW_SWC_Description/EventChains//EC_Sequence_RR</SCOPE-REF>
193         <MAXIMUM>
194         <CSE-CODE>20</CSE-CODE>
195         </MAXIMUM>
196         </LATENCY-TIMING-CONSTRAINT>
197         <PERIODIC-EVENT-TRIGGERING UUID=" ">
198         <SHORT-NAME>Periodic_Constraint_11</SHORT-NAME>
199         <EVENT-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_ABS_RR_Pt</EVENT-REF>
200         <PERIOD>
201         <CSE-CODE>5</CSE-CODE>
202         </PERIOD>
203         </PERIODIC-EVENT-TRIGGERING>
204         </TIMING-REQUIREMENTS>
205         </SWC-TIMING>
206         </ELEMENTS>
207         </AR-PACKAGE>
208         <AR-PACKAGE UUID=" ">
209         <SHORT-NAME>EcuResource</SHORT-NAME>
210         <AR-PACKAGES>
211         <AR-PACKAGE UUID=" ">
212         <SHORT-NAME>HwCategory</SHORT-NAME>
213         <ELEMENTS>
214         <HW-CATEGORY S=" " UUID=" ">
215         <SHORT-NAME>ProcessingUnit</SHORT-NAME>
216         <CATEGORY />
217         <HW-ATTRIBUTE-DEFS>
218         <HW-ATTRIBUTE-DEF>
219         <SHORT-NAME>FrequencyHz</SHORT-NAME>
220         <CATEGORY />
221         <IS-REQUIRED>true</IS-REQUIRED>
222         </HW-ATTRIBUTE-DEF>
223         </HW-ATTRIBUTE-DEFS>
224         </HW-CATEGORY>
225         </ELEMENTS>
226         </AR-PACKAGE>
227         <AR-PACKAGE UUID=" ">
228         <SHORT-NAME>HwElement</SHORT-NAME>
229         <ELEMENTS>
230         <HW-ELEMENT>
231         <SHORT-NAME>CPU0</SHORT-NAME>
232         <CATEGORY>CPU</CATEGORY>
233         <HW-TYPE-REF DEST="HW-TYPE"/>/BBW_SWC_Description/EcuResource/
HwType/QuartzCPU0</HW-TYPE-REF>
234         <HW-CATEGORY-REFS>
235         <HW-CATEGORY-REF DEST="HW-CATEGORY"/>/BBW_SWC_Description/
EcuResource/HwCategory/ProcessingUnit</HW-CATEGORY-REF>
236         </HW-CATEGORY-REFS>
```

```

237         </HW-ELEMENT>
238         <HW-ELEMENT>
239             <SHORT-NAME>CPU1</SHORT-NAME>
240             <CATEGORY>CPU</CATEGORY>
241             <HW-TYPE-REF DEST="HW-TYPE">/BBW_SWC_Description/EcuResource/
HwType/QuartzCPU1</HW-TYPE-REF>
242             <HW-CATEGORY-REFS>
243                 <HW-CATEGORY-REF DEST="HW-CATEGORY">/BBW_SWC_Description/
EcuResource/HwCategory/ProcessingUnit</HW-CATEGORY-REF>
244             </HW-CATEGORY-REFS>
245         </HW-ELEMENT>
246         <HW-ELEMENT UUID="">
247             <SHORT-NAME>CPU2</SHORT-NAME>
248             <CATEGORY>CPU</CATEGORY>
249             <HW-TYPE-REF DEST="HW-TYPE">/BBW_SWC_Description/EcuResource/
HwType/QuartzCPU2</HW-TYPE-REF>
250             <HW-CATEGORY-REFS>
251                 <HW-CATEGORY-REF DEST="HW-CATEGORY">/BBW_SWC_Description/
EcuResource/HwCategory/ProcessingUnit</HW-CATEGORY-REF>
252             </HW-CATEGORY-REFS>
253         </HW-ELEMENT>
254     </ELEMENTS>
255 </AR-PACKAGE>
256 <AR-PACKAGE>
257     <SHORT-NAME>HwType</SHORT-NAME>
258     <ELEMENTS>
259         <HW-TYPE>
260             <SHORT-NAME>QuartzCPU0</SHORT-NAME>
261             <HW-ATTRIBUTE-VALUES>
262                 <HW-ATTRIBUTE-VALUE>
263                     <V BLUEPRINT-VALUE="">3.0E8</V>
264                 </HW-ATTRIBUTE-VALUE>
265             </HW-ATTRIBUTE-VALUES>
266         </HW-TYPE>
267         <HW-TYPE>
268             <SHORT-NAME>QuartzCPU1</SHORT-NAME>
269             <HW-ATTRIBUTE-VALUES>
270                 <HW-ATTRIBUTE-VALUE>
271                     <V BLUEPRINT-VALUE="">3.0E8</V>
272                 </HW-ATTRIBUTE-VALUE>
273             </HW-ATTRIBUTE-VALUES>
274         </HW-TYPE>
275         <HW-TYPE>
276             <SHORT-NAME>QuartzCPU2</SHORT-NAME>
277             <HW-ATTRIBUTE-VALUES>
278                 <HW-ATTRIBUTE-VALUE>
279                     <V BLUEPRINT-VALUE="">3.0E8</V>
280                 </HW-ATTRIBUTE-VALUE>
281             </HW-ATTRIBUTE-VALUES>
282         </HW-TYPE>
283     </ELEMENTS>
284 </AR-PACKAGE>
285 </AR-PACKAGES>
286 </AR-PACKAGE>
287 <AR-PACKAGE>
288     <SHORT-NAME>EventChains</SHORT-NAME>
289     <ELEMENTS>
290         <SWC-TIMING>
291             <TIMING-DESCRIPTIONS>
292                 <TIMING-DESCRIPTION-EVENT-CHAIN UUID="">
293                     <SHORT-NAME>EC_1_FL</SHORT-NAME>
294                     <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR">/
BBW_SWC_Description/EventChains/Events/Event_BrakePedalLDM</STIMULUS-REF>
295                     <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR">/
BBW_SWC_Description/EventChains/Events/EventBrakeTorqueMap</RESPONSE-REF>
296                 </TIMING-DESCRIPTION-EVENT-CHAIN>
297                 <TIMING-DESCRIPTION-EVENT-CHAIN UUID="">
298                     <SHORT-NAME>EC_1_FR</SHORT-NAME>
299                     <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR">/
BBW_SWC_Description/EventChains/Events/Event_BrakePedalLDM</STIMULUS-REF>

```

## A. Appendix 1

```
300         <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/EventBrakeTorqueMap</RESPONSE-REF>
301     </TIMING-DESCRIPTION-EVENT-CHAIN>
302     <TIMING-DESCRIPTION-EVENT-CHAIN>
303         <SHORT-NAME>EC_1_RL</SHORT-NAME>
304         <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/EventBrakePedalLDM</STIMULUS-REF>
305     <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/EventBrakeTorqueMap</RESPONSE-REF>
306     </TIMING-DESCRIPTION-EVENT-CHAIN>
307     <TIMING-DESCRIPTION-EVENT-CHAIN>
308         <SHORT-NAME>EC_1_RR</SHORT-NAME>
309         <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/EventBrakePedalLDM</STIMULUS-REF>
310     <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/EventBrakeTorqueMap</RESPONSE-REF>
311     </TIMING-DESCRIPTION-EVENT-CHAIN>
312     <TIMING-DESCRIPTION-EVENT-CHAIN>
313         <SHORT-NAME>EC_2_FL</SHORT-NAME>
314         <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/EventBrakeTorqueMap</STIMULUS-REF>
315     <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_GlobalBrakeController</
RESPONSE-REF>
316     </TIMING-DESCRIPTION-EVENT-CHAIN>
317     <TIMING-DESCRIPTION-EVENT-CHAIN UID=" " >
318         <SHORT-NAME>EC_2_FR</SHORT-NAME>
319         <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/EventBrakeTorqueMap</STIMULUS-REF>
320     <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_GlobalBrakeController</
RESPONSE-REF>
321     </TIMING-DESCRIPTION-EVENT-CHAIN>
322     <TIMING-DESCRIPTION-EVENT-CHAIN S=" " >
323         <SHORT-NAME>EC_2_RL</SHORT-NAME>
324         <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/EventBrakeTorqueMap</STIMULUS-REF>
325     <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_GlobalBrakeController</
RESPONSE-REF>
326     </TIMING-DESCRIPTION-EVENT-CHAIN>
327     <TIMING-DESCRIPTION-EVENT-CHAIN>
328         <SHORT-NAME>EC_2_RR</SHORT-NAME>
329         <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/EventBrakeTorqueMap</STIMULUS-REF>
330     <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_GlobalBrakeController</
RESPONSE-REF>
331     </TIMING-DESCRIPTION-EVENT-CHAIN>
332     <TIMING-DESCRIPTION-EVENT-CHAIN>
333         <SHORT-NAME>EC_3_FL</SHORT-NAME>
334         <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_GlobalBrakeController</
STIMULUS-REF>
335     <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_ABS_FL_Pt</RESPONSE-REF>
336     </TIMING-DESCRIPTION-EVENT-CHAIN>
337     <TIMING-DESCRIPTION-EVENT-CHAIN S=" " >
338         <SHORT-NAME>EC_3_FR</SHORT-NAME>
339         <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_GlobalBrakeController</
STIMULUS-REF>
340     <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_ABS_FR_Pt</RESPONSE-REF>
341     </TIMING-DESCRIPTION-EVENT-CHAIN>
342     <TIMING-DESCRIPTION-EVENT-CHAIN>
343         <SHORT-NAME>EC_3_RL</SHORT-NAME>
344         <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_GlobalBrakeController</
STIMULUS-REF>
```

```

345     <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_ABS_RL_Pt</RESPONSE-REF>
346 </TIMING-DESCRIPTION-EVENT-CHAIN>
347 <TIMING-DESCRIPTION-EVENT-CHAIN>
348 <SHORT-NAME>EC_3_RR</SHORT-NAME>
349 <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_GlobalBrakeController</
STIMULUS-REF>
350 <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_ABS_RR_Pt</RESPONSE-REF>
351 </TIMING-DESCRIPTION-EVENT-CHAIN>
352 <TIMING-DESCRIPTION-EVENT-CHAIN>
353 <SHORT-NAME>EC_4_FL</SHORT-NAME>
354 <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_ABS_FL_Pt</STIMULUS-REF>
355 <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_pLDM_Brake_FL</RESPONSE-REF>
356 </TIMING-DESCRIPTION-EVENT-CHAIN>
357 <TIMING-DESCRIPTION-EVENT-CHAIN UUID=" ">
358 <SHORT-NAME>EC_4_FR</SHORT-NAME>
359 <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_ABS_FR_Pt</STIMULUS-REF>
360 <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_pLDM_Brake_FR</RESPONSE-REF>
361 </TIMING-DESCRIPTION-EVENT-CHAIN>
362 <TIMING-DESCRIPTION-EVENT-CHAIN>
363 <SHORT-NAME>EC_4_RL</SHORT-NAME>
364 <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_ABS_RL_Pt</STIMULUS-REF>
365 <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_pLDM_Brake_RL</RESPONSE-REF>
366 </TIMING-DESCRIPTION-EVENT-CHAIN>
367 <TIMING-DESCRIPTION-EVENT-CHAIN>
368 <SHORT-NAME>EC_4_RR</SHORT-NAME>
369 <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_ABS_RR_Pt</STIMULUS-REF>
370 <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_pLDM_Brake_RR</RESPONSE-REF>
371 </TIMING-DESCRIPTION-EVENT-CHAIN>
372 <TIMING-DESCRIPTION-EVENT-CHAIN>
373 <SHORT-NAME>EC_Sequence_FL</SHORT-NAME>
374 <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_BrakePedalLDM</STIMULUS-REF>
375 <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_pLDM_Brake_FL</RESPONSE-REF>
376 <SEGMENT-REFS>
377 <SEGMENT-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN"/>/
BBW_SWC_Description/EventChains//EC_1_FL</SEGMENT-REF>
378 <SEGMENT-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN"/>/
BBW_SWC_Description/EventChains//EC_2_FL</SEGMENT-REF>
379 <SEGMENT-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN"/>/
BBW_SWC_Description/EventChains//EC_3_FL</SEGMENT-REF>
380 <SEGMENT-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN"/>/
BBW_SWC_Description/EventChains//EC_4_FL</SEGMENT-REF>
381 </SEGMENT-REFS>
382 </TIMING-DESCRIPTION-EVENT-CHAIN>
383 <TIMING-DESCRIPTION-EVENT-CHAIN>
384 <SHORT-NAME>EC_Sequence_FR</SHORT-NAME>
385 <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_BrakePedalLDM</STIMULUS-REF>
386 <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR"/>/
BBW_SWC_Description/EventChains/Events/Event_pLDM_Brake_FR</RESPONSE-REF>
387 <SEGMENT-REFS>
388 <SEGMENT-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN"/>/
BBW_SWC_Description/EventChains//EC_1_FR</SEGMENT-REF>
389 <SEGMENT-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN"/>/
BBW_SWC_Description/EventChains//EC_2_FR</SEGMENT-REF>
390 <SEGMENT-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN"/>/
BBW_SWC_Description/EventChains//EC_3_FR</SEGMENT-REF>
391 <SEGMENT-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN"/>/

```

## A. Appendix 1

```
392 BBW_SWC_Description/EventChains//EC_4_FR</SEGMENT-REF>
393 </SEGMENT-REFS>
394 </TIMING-DESCRIPTION-EVENT-CHAIN>
395 <TIMING-DESCRIPTION-EVENT-CHAIN>
396 <SHORT-NAME>EC_Sequence_RL</SHORT-NAME>
397 <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR">/
398 BBW_SWC_Description/EventChains/Events/Event_BrakePedalLDM</STIMULUS-REF>
399 <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR">/
400 BBW_SWC_Description/EventChains/Events/Event_ABS_RL_Pt</RESPONSE-REF>
401 <SEGMENT-REFS>
402 <SEGMENT-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN">/
403 BBW_SWC_Description/EventChains//EC_1_RL</SEGMENT-REF>
404 <SEGMENT-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN">/
405 BBW_SWC_Description/EventChains//EC_2_RL</SEGMENT-REF>
406 <SEGMENT-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN">/
407 BBW_SWC_Description/EventChains//EC_3_RL</SEGMENT-REF>
408 <SEGMENT-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN">/
409 BBW_SWC_Description/EventChains//EC_4_RL</SEGMENT-REF>
410 </SEGMENT-REFS>
411 </TIMING-DESCRIPTION-EVENT-CHAIN>
412 <TIMING-DESCRIPTION-EVENT-CHAIN>
413 <SHORT-NAME>EC_Sequence_RR</SHORT-NAME>
414 <STIMULUS-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR">/
415 BBW_SWC_Description/EventChains/Events/Event_BrakePedalLDM</STIMULUS-REF>
416 <RESPONSE-REF DEST="TD-EVENT-SWC-INTERNAL-BEHAVIOR">/
417 BBW_SWC_Description/EventChains/Events/Event_pLDM_Brake_RR</RESPONSE-REF>
418 <SEGMENT-REFS>
419 <SEGMENT-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN">/
420 BBW_SWC_Description/EventChains//EC_1_RR</SEGMENT-REF>
421 <SEGMENT-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN">/
422 BBW_SWC_Description/EventChains//EC_2_RR</SEGMENT-REF>
423 <SEGMENT-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN">/
424 BBW_SWC_Description/EventChains//EC_3_RR</SEGMENT-REF>
425 <SEGMENT-REF DEST="TIMING-DESCRIPTION-EVENT-CHAIN">/
426 BBW_SWC_Description/EventChains//EC_4_RR</SEGMENT-REF>
427 </SEGMENT-REFS>
428 </TIMING-DESCRIPTION-EVENT-CHAIN>
429 </TIMING-DESCRIPTIONS>
430 </SWC-TIMING>
431 <SWC-TIMING>
432 <SHORT-NAME>Events</SHORT-NAME>
433 <TIMING-DESCRIPTIONS>
434 <TD-EVENT-SWC-INTERNAL-BEHAVIOR UUID=" ">
435 <SHORT-NAME>EventBrakeTorqueMap</SHORT-NAME>
436 <COMPONENT-IREF>
437 <TARGET-COMPONENT-REF DEST="SW-COMPONENT-PROTOTYPE">/
438 BBW_SWC_Description/SwCompositions/RootSwComposition/pBrakeTorqueMap</
439 TARGET-COMPONENT-REF>
440 </COMPONENT-IREF>
441 <RUNNABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
442 SwComponents/BrakeTorqMap_Information/BrakeTorqMap//BrakeTorqMap</RUNNABLE-REF>
443 <TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>RUNNABLE-ENTITY-ACTIVATED</
444 TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>
445 </TD-EVENT-SWC-INTERNAL-BEHAVIOR>
446 <TD-EVENT-SWC-INTERNAL-BEHAVIOR UUID=" ">
447 <SHORT-NAME>Event_ABS_FL_Pt</SHORT-NAME>
448 <COMPONENT-IREF>
449 <TARGET-COMPONENT-REF DEST="SW-COMPONENT-PROTOTYPE">/
450 BBW_SWC_Description/SwCompositions/RootSwComposition/ABS_FL_Pt</
451 TARGET-COMPONENT-REF>
452 </COMPONENT-IREF>
453 <RUNNABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
454 SwComponents/ABS_T_Information/ABS_T//ABS_T</RUNNABLE-REF>
455 <TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>RUNNABLE-ENTITY-ACTIVATED</
456 TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>
457 </TD-EVENT-SWC-INTERNAL-BEHAVIOR>
458 <TD-EVENT-SWC-INTERNAL-BEHAVIOR UUID=" ">
459 <SHORT-NAME>Event_ABS_FR_Pt</SHORT-NAME>
460 <COMPONENT-IREF>
461 <TARGET-COMPONENT-REF DEST="SW-COMPONENT-PROTOTYPE">/
```

```

441 BBW_SWC_Description/SwCompositions/RootSwComposition/ABS_FR_Pt</
TARGET-COMPONENT-REF>
442 </COMPONENT-IREF>
443 <RUNNABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
SwComponents/ABS_T_Information/ABS_T//ABS_T</RUNNABLE-REF>
444 <TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>RUNNABLE-ENTITY-ACTIVATED</
TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>
445 </TD-EVENT-SWC-INTERNAL-BEHAVIOR>
446 <TD-EVENT-SWC-INTERNAL-BEHAVIOR UUID=" ">
447 <SHORT-NAME>Event_ABS_RL_Pt</SHORT-NAME>
448 <COMPONENT-IREF>
<TARGET-COMPONENT-REF DEST="SW-COMPONENT-PROTOTYPE">/
BBW_SWC_Description/SwCompositions/RootSwComposition/ABS_RL_Pt</
TARGET-COMPONENT-REF>
449 </COMPONENT-IREF>
450 <RUNNABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
SwComponents/ABS_T_Information/ABS_T//ABS_T</RUNNABLE-REF>
451 <TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>RUNNABLE-ENTITY-ACTIVATED</
TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>
452 </TD-EVENT-SWC-INTERNAL-BEHAVIOR>
453 <TD-EVENT-SWC-INTERNAL-BEHAVIOR UUID=" ">
454 <SHORT-NAME>Event_ABS_RR_Pt</SHORT-NAME>
455 <COMPONENT-IREF>
456 <TARGET-COMPONENT-REF DEST="SW-COMPONENT-PROTOTYPE">/
BBW_SWC_Description/SwCompositions/RootSwComposition/ABS_RR_Pt</
TARGET-COMPONENT-REF>
457 </COMPONENT-IREF>
458 <RUNNABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
SwComponents/ABS_T_Information/ABS_T//ABS_T</RUNNABLE-REF>
459 <TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>RUNNABLE-ENTITY-ACTIVATED</
TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>
460 </TD-EVENT-SWC-INTERNAL-BEHAVIOR>
461 <TD-EVENT-SWC-INTERNAL-BEHAVIOR UUID=" ">
462 <SHORT-NAME>Event_BrakePedalLDM</SHORT-NAME>
463 <COMPONENT-IREF>
464 <TARGET-COMPONENT-REF DEST="SW-COMPONENT-PROTOTYPE">/
BBW_SWC_Description/SwCompositions/RootSwComposition/pBrakePedalLDM</
TARGET-COMPONENT-REF>
465 </COMPONENT-IREF>
466 <RUNNABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
SwComponents/BrakePedalLDM_T_Information/BrakePedalLDM_T//BrakePedalLDM_T</
RUNNABLE-REF>
467 <TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>RUNNABLE-ENTITY-ACTIVATED</
TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>
468 </TD-EVENT-SWC-INTERNAL-BEHAVIOR>
469 <TD-EVENT-SWC-INTERNAL-BEHAVIOR UUID=" ">
470 <SHORT-NAME>Event_GlobalBrakeController</SHORT-NAME>
471 <COMPONENT-IREF>
472 <TARGET-COMPONENT-REF DEST="SW-COMPONENT-PROTOTYPE">/
BBW_SWC_Description/SwCompositions/RootSwComposition/pGlobalBrakeController</
TARGET-COMPONENT-REF>
473 </COMPONENT-IREF>
474 <RUNNABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
SwComponents/GlobalBrakeController_Information/GlobalBrakeController//
GlobalBrakeController</RUNNABLE-REF>
475 <TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>RUNNABLE-ENTITY-ACTIVATED</
TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>
476 </TD-EVENT-SWC-INTERNAL-BEHAVIOR>
477 <TD-EVENT-SWC-INTERNAL-BEHAVIOR UUID=" ">
478 <SHORT-NAME>Event_pLDM_Brake_FL</SHORT-NAME>
479 <COMPONENT-IREF>
480 <TARGET-COMPONENT-REF DEST="SW-COMPONENT-PROTOTYPE">/
BBW_SWC_Description/SwCompositions/RootSwComposition/pLDM_Brake_FL</
TARGET-COMPONENT-REF>
481 </COMPONENT-IREF>
482 <RUNNABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
SwComponents/BrakeActuatorLDM_Information/BrakeActuatorLDM//BrakeActuatorLDM</
RUNNABLE-REF>
483 <TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>RUNNABLE-ENTITY-TERMINATED</
TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>

```

## A. Appendix 1

```
484 </TD-EVENT-SWC-INTERNAL-BEHAVIOR>
485 <TD-EVENT-SWC-INTERNAL-BEHAVIOR UUID=" ">
486 <SHORT-NAME>Event_pLDM_Brake_FR</SHORT-NAME>
487 <COMPONENT-IREF>
488 <TARGET-COMPONENT-REF DEST="SW-COMPONENT-PROTOTYPE">/
  BBW_SWC_Description/SwCompositions/RootSwComposition/pLDM_Brake_FR</
  TARGET-COMPONENT-REF>
489 </COMPONENT-IREF>
490 <RUNNABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
  SwComponents/BrakeActuatorLDM_Information/BrakeActuatorLDM//BrakeActuatorLDM</
  RUNNABLE-REF>
491 <TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>RUNNABLE-ENTITY-TERMINATED</
  TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>
492 </TD-EVENT-SWC-INTERNAL-BEHAVIOR>
493 <TD-EVENT-SWC-INTERNAL-BEHAVIOR UUID=" ">
494 <SHORT-NAME>Event_pLDM_Brake_RL</SHORT-NAME>
495 <COMPONENT-IREF>
496 <TARGET-COMPONENT-REF DEST="SW-COMPONENT-PROTOTYPE">/
  BBW_SWC_Description/SwCompositions/RootSwComposition/pLDM_Brake_RL</
  TARGET-COMPONENT-REF>
497 </COMPONENT-IREF>
498 <RUNNABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
  SwComponents/BrakeActuatorLDM_Information/BrakeActuatorLDM//BrakeActuatorLDM</
  RUNNABLE-REF>
499 <TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>RUNNABLE-ENTITY-TERMINATED</
  TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>
500 </TD-EVENT-SWC-INTERNAL-BEHAVIOR>
501 <TD-EVENT-SWC-INTERNAL-BEHAVIOR UUID=" ">
502 <SHORT-NAME>Event_pLDM_Brake_RR</SHORT-NAME>
503 <COMPONENT-IREF>
504 <TARGET-COMPONENT-REF DEST="SW-COMPONENT-PROTOTYPE">/
  BBW_SWC_Description/SwCompositions/RootSwComposition/pLDM_Brake_RR</
  TARGET-COMPONENT-REF>
505 </COMPONENT-IREF>
506 <RUNNABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
  SwComponents/BrakeActuatorLDM_Information/BrakeActuatorLDM//BrakeActuatorLDM</
  RUNNABLE-REF>
507 <TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>RUNNABLE-ENTITY-TERMINATED</
  TD-EVENT-SWC-INTERNAL-BEHAVIOR-TYPE>
508 </TD-EVENT-SWC-INTERNAL-BEHAVIOR>
509 </TIMING-DESCRIPTIONS>
510 </SWC-TIMING>
511 </ELEMENTS>
512 </AR-PACKAGE>
513 <AR-PACKAGE>
514 <SHORT-NAME>Mapping</SHORT-NAME>
515 <ADMIN-DATA>
516 <SDGS>
517 <SDG GID=" _conversion ">
518 <SDG GID="PROCESS-TO-MACHINE-MAPPING-SET">
519 <SDG GID="PROCESS-TO-MACHINE-MAPPINGS">
520 <SDG GID="PROCESS-TO-MACHINE-MAPPING" />
521 <SD GID=" _mixed " />
522 </SDG>
523 <SD GID=" _mixed " />
524 </SDG>
525 <SD GID=" _path ">PROCESS-TO-MACHINE-MAPPING-SET@0/ELEMENTS@2</SD>
526 <SD GID=" _target ">org.artop.aal.autosar4430</SD>
527 </SDG>
528 </SDGS>
529 </ADMIN-DATA>
530 <ELEMENTS>
531 <SWC-BSW-MAPPING>
532 <RUNNABLE-MAPPINGS>
533 <SWC-BSW-RUNNABLE-MAPPING>
534 <SWC-RUNNABLE-REF DEST="RUNNABLE-ENTITY">/BBW_SWC_Description/
  SwComponents/ABS_T_Information/ABS_T//ABS_T</SWC-RUNNABLE-REF>
535 </SWC-BSW-RUNNABLE-MAPPING>
536 </RUNNABLE-MAPPINGS>
537 </SWC-BSW-MAPPING>
```

```

538 </ELEMENTS>
539 </AR-PACKAGE>
540 <AR-PACKAGE>
541 <SHORT-NAME>OS</SHORT-NAME>
542 <ELEMENTS>
543 <SYSTEM>
544 <SHORT-NAME>MICROSAR</SHORT-NAME>
545 <CATEGORY>Operating System</CATEGORY>
546 </SYSTEM>
547 </ELEMENTS>
548 </AR-PACKAGE>
549 <AR-PACKAGE UUID=" " >
550 <SHORT-NAME>SwComponents</SHORT-NAME>
551 <AR-PACKAGES>
552 <AR-PACKAGE>
553 <SHORT-NAME>ABS_T_Information</SHORT-NAME>
554 <ELEMENTS>
555 <APPLICATION-SW-COMPONENT-TYPE>
556 <SHORT-NAME>ABS_T</SHORT-NAME>
557 <INTERNAL-BEHAVIORS>
558 <SWC-INTERNAL-BEHAVIOR UUID=" " >
559 <SHORT-NAME />
560 <EVENTS>
561 <TIMING-EVENT S=" " UUID=" " >
562 <SHORT-NAME>stimulus_5ms</SHORT-NAME>
563 <ADMIN-DATA>
564 <SDGS>
565 <SDG GID=" _conversion " >
566 <SDG GID=" OFFSET " >
567 <SD GID=" _mixed " >0.0</SD>
568 </SDG>
569 <SD GID=" _path " >OFFSET@3</SD>
570 <SD GID=" _target " >org.artop.aal.autosar4460</SD>
571 </SDG>
572 </SDGS>
573 </ADMIN-DATA>
574 <START-ON-EVENT-REF DEST=" RUNNABLE-ENTITY " />
BBW_SWC_Description/SwComponents/ABS_T_Information/ABS_T//ABS_T</
START-ON-EVENT-REF>
575 <PERIOD>0.005</PERIOD>
576 </TIMING-EVENT>
577 </EVENTS>
578 <RUNNABLES>
579 <RUNNABLE-ENTITY>
580 <SHORT-NAME>ABS_T</SHORT-NAME>
581 <MINIMUM-START-INTERVAL>0.0</MINIMUM-START-INTERVAL>
582 <SYMBOL />
583 </RUNNABLE-ENTITY>
584 </RUNNABLES>
585 </SWC-INTERNAL-BEHAVIOR>
586 </INTERNAL-BEHAVIORS>
587 </APPLICATION-SW-COMPONENT-TYPE>
588 </ELEMENTS>
589 </AR-PACKAGE>
590 <AR-PACKAGE>
591 <SHORT-NAME>BrakeActuatorLDM_Information</SHORT-NAME>
592 <ELEMENTS>
593 <APPLICATION-SW-COMPONENT-TYPE S=" " UUID=" " >
594 <SHORT-NAME>BrakeActuatorLDM</SHORT-NAME>
595 <INTERNAL-BEHAVIORS>
596 <SWC-INTERNAL-BEHAVIOR>
597 <EVENTS>
598 <TIMING-EVENT>
599 <SHORT-NAME>stimulus_6ms</SHORT-NAME>
600 <ADMIN-DATA>
601 <SDGS>
602 <SDG GID=" _conversion " >
603 <SDG GID=" OFFSET " >
604 <SD GID=" _mixed " >0.0</SD>
605 </SDG>

```

## A. Appendix 1

```
606         <SD GID=" _path ">OFFSET@3</SD>
607         <SD GID=" _target ">org.artop.aal.autosar4460</SD>
608     </SDG>
609 </SDGS>
610 </ADMIN-DATA>
611 <START-ON-EVENT-REF DEST="RUNNABLE-ENTITY"/>
BBW_SWC_Description/SwComponents/BrakeActuatorLDM</BrakeActuatorLDM
//BrakeActuatorLDM</START-ON-EVENT-REF>
612     <PERIOD>0.006</PERIOD>
613 </TIMING-EVENT>
614 </EVENTS>
615 <RUNNABLES>
616     <RUNNABLE-ENTITY S=" ">
617         <SHORT-NAME>BrakeActuatorLDM</SHORT-NAME>
618         <MINIMUM-START-INTERVAL>0.0</MINIMUM-START-INTERVAL>
619     </RUNNABLE-ENTITY>
620 </RUNNABLES>
621 </SWC-INTERNAL-BEHAVIOR>
622 </INTERNAL-BEHAVIORS>
623 </APPLICATION-SW-COMPONENT-TYPE>
624 </ELEMENTS>
625 </AR-PACKAGE>
626 <AR-PACKAGE>
627     <SHORT-NAME>BrakePedalLDM_T_Information</SHORT-NAME>
628 <ELEMENTS>
629     <APPLICATION-SW-COMPONENT-TYPE S=" " UUID=" ">
630         <SHORT-NAME>BrakePedalLDM_T</SHORT-NAME>
631     <INTERNAL-BEHAVIORS>
632         <SWC-INTERNAL-BEHAVIOR>
633             <EVENTS>
634                 <TIMING-EVENT>
635                     <SHORT-NAME>stimulus_2ms</SHORT-NAME>
636                 <ADMIN-DATA>
637                     <SDGS>
638                         <SDG GID=" _conversion ">
639                             <SDG GID="OFFSET">
640                                 <SD GID=" _mixed ">0.0</SD>
641                             </SDG>
642                                 <SD GID=" _path ">OFFSET@3</SD>
643                                 <SD GID=" _target ">org.artop.aal.autosar4460</SD>
644                             </SDG>
645                         </SDGS>
646                     </ADMIN-DATA>
647                     <START-ON-EVENT-REF DEST="RUNNABLE-ENTITY"/>
BBW_SWC_Description/SwComponents/BrakePedalLDM_T_Information/BrakePedalLDM_T//
BrakePedalLDM_T</START-ON-EVENT-REF>
648                 <PERIOD>0.002</PERIOD>
649             </TIMING-EVENT>
650         </EVENTS>
651     <RUNNABLES>
652         <RUNNABLE-ENTITY>
653             <SHORT-NAME>BrakePedalLDM_T</SHORT-NAME>
654             <MINIMUM-START-INTERVAL>0.0</MINIMUM-START-INTERVAL>
655             <REENTRANCY-LEVEL>MULTICORE-REENTRANT</REENTRANCY-LEVEL>
656         </RUNNABLE-ENTITY>
657     </RUNNABLES>
658 </SWC-INTERNAL-BEHAVIOR>
659 </INTERNAL-BEHAVIORS>
660 </APPLICATION-SW-COMPONENT-TYPE>
661 </ELEMENTS>
662 </AR-PACKAGE>
663 <AR-PACKAGE>
664     <SHORT-NAME>BrakeTorqMap_Information</SHORT-NAME>
665 <ELEMENTS>
666     <APPLICATION-SW-COMPONENT-TYPE UUID=" ">
667         <SHORT-NAME>BrakeTorqMap</SHORT-NAME>
668         <SHORT-NAME-PATTERN />
669     <INTERNAL-BEHAVIORS>
670         <SWC-INTERNAL-BEHAVIOR>
671             <EVENTS>
```

```

672         <TIMING-EVENT UUID="" >
673             <SHORT-NAME>stimulus_3ms</SHORT-NAME>
674             <ADMIN-DATA>
675                 <SDGS>
676                     <SDG GID="" _conversion">
677                         <SDG GID="" OFFSET">
678                             <SD GID="" _mixed">0.0</SD>
679                         </SDG>
680                         <SD GID="" _path">OFFSET@3</SD>
681                         <SD GID="" _target">org.artop.aal.autosar4460</SD>
682                     </SDG>
683                 </SDGS>
684             </ADMIN-DATA>
685             <START-ON-EVENT-REF DEST="" RUNNABLE-ENTITY"/>
BBW_SWC_Description/SwComponents/BrakeTorqMap_Information/BrakeTorqMap//
BrakeTorqMap</START-ON-EVENT-REF>
686             <PERIOD>0.003</PERIOD>
687         </TIMING-EVENT>
688     </EVENTS>
689     <RUNNABLES>
690         <RUNNABLE-ENTITY S="" >
691             <SHORT-NAME>BrakeTorqMap</SHORT-NAME>
692             <MINIMUM-START-INTERVAL>0.0</MINIMUM-START-INTERVAL>
693         </RUNNABLE-ENTITY>
694     </RUNNABLES>
695 </SWC-INTERNAL-BEHAVIOR>
696 </INTERNAL-BEHAVIORS>
697 </APPLICATION-SW-COMPONENT-TYPE>
698 </ELEMENTS>
699 </AR-PACKAGE>
700 <AR-PACKAGE UUID="" >
701     <SHORT-NAME>GlobalBrakeController_Information</SHORT-NAME>
702     <ELEMENTS>
703         <APPLICATION-SW-COMPONENT-TYPE S="" >
704             <SHORT-NAME>GlobalBrakeController</SHORT-NAME>
705             <CATEGORY />
706             <INTERNAL-BEHAVIORS>
707                 <SWC-INTERNAL-BEHAVIOR>
708                     <EVENTS>
709                         <TIMING-EVENT S="" UUID="" >
710                             <SHORT-NAME>stimulus_4ms</SHORT-NAME>
711                             <ADMIN-DATA>
712                                 <SDGS>
713                                     <SDG GID="" _conversion">
714                                         <SDG GID="" OFFSET">
715                                             <SD GID="" _mixed">0.0</SD>
716                                         </SDG>
717                                         <SD GID="" _path">OFFSET@3</SD>
718                                         <SD GID="" _target">org.artop.aal.autosar4460</SD>
719                                     </SDG>
720                                 </SDGS>
721                             </ADMIN-DATA>
722                             <START-ON-EVENT-REF DEST="" RUNNABLE-ENTITY"/>
BBW_SWC_Description/SwComponents/GlobalBrakeController_Information/
GlobalBrakeController//GlobalBrakeController</START-ON-EVENT-REF>
723                             <PERIOD>0.004</PERIOD>
724                         </TIMING-EVENT>
725                     </EVENTS>
726                 </RUNNABLES>
727                 <RUNNABLE-ENTITY>
728                     <SHORT-NAME>GlobalBrakeController</SHORT-NAME>
729                     <MINIMUM-START-INTERVAL>0.0</MINIMUM-START-INTERVAL>
730                 </RUNNABLE-ENTITY>
731             </RUNNABLES>
732         </SWC-INTERNAL-BEHAVIOR>
733     </INTERNAL-BEHAVIORS>
734 </APPLICATION-SW-COMPONENT-TYPE>
735 </ELEMENTS>
736 </AR-PACKAGE>
737 </AR-PACKAGES>

```

## A. Appendix 1

```
738 </AR-PACKAGE>
739 <AR-PACKAGE UUID= " " >
740 <<SHORT-NAME>SwCompositions</SHORT-NAME>
741 <<ELEMENTS>
742 <<COMPOSITION-SW-COMPONENT-TYPE>
743 <<SHORT-NAME>RootSwComposition</SHORT-NAME>
744 <<COMPONENTS>
745 <<SW-COMPONENT-PROTOTYPE>
746 <<SHORT-NAME>ABS_FL_Pt</SHORT-NAME>
747 <<TYPE-TREF DEST="APPLICATION-SW-COMPONENT-TYPE">/
BBW_SWC_Description/SwComponents/ABS_T_Information/ABS_T</TYPE-TREF>
748 </SW-COMPONENT-PROTOTYPE>
749 <<SW-COMPONENT-PROTOTYPE>
750 <<SHORT-NAME>ABS_FR_Pt</SHORT-NAME>
751 <<TYPE-TREF DEST="APPLICATION-SW-COMPONENT-TYPE">/
BBW_SWC_Description/SwComponents/ABS_T_Information/ABS_T</TYPE-TREF>
752 </SW-COMPONENT-PROTOTYPE>
753 <<SW-COMPONENT-PROTOTYPE>
754 <<SHORT-NAME>ABS_RL_Pt</SHORT-NAME>
755 <<TYPE-TREF DEST="APPLICATION-SW-COMPONENT-TYPE">/
BBW_SWC_Description/SwComponents/ABS_T_Information/ABS_T</TYPE-TREF>
756 </SW-COMPONENT-PROTOTYPE>
757 <<SW-COMPONENT-PROTOTYPE>
758 <<SHORT-NAME>ABS_RR_Pt</SHORT-NAME>
759 <<TYPE-TREF DEST="APPLICATION-SW-COMPONENT-TYPE">/
BBW_SWC_Description/SwComponents/ABS_T_Information/ABS_T</TYPE-TREF>
760 </SW-COMPONENT-PROTOTYPE>
761 <<SW-COMPONENT-PROTOTYPE UUID= " " >
762 <<SHORT-NAME>pBrakePedalLDM</SHORT-NAME>
763 <<TYPE-TREF DEST="APPLICATION-SW-COMPONENT-TYPE">/
BBW_SWC_Description/SwComponents/BrakePedalLDM_T_Information/BrakePedalLDM_T</
TYPE-TREF>
764 </SW-COMPONENT-PROTOTYPE>
765 <<SW-COMPONENT-PROTOTYPE>
766 <<SHORT-NAME>pBrakeTorqueMap</SHORT-NAME>
767 <<TYPE-TREF DEST="APPLICATION-SW-COMPONENT-TYPE">/
BBW_SWC_Description/SwComponents/BrakeTorqMap_Information/BrakeTorqMap</
TYPE-TREF>
768 </SW-COMPONENT-PROTOTYPE>
769 <<SW-COMPONENT-PROTOTYPE>
770 <<SHORT-NAME>pGlobalBrakeController</SHORT-NAME>
771 <<TYPE-TREF DEST="APPLICATION-SW-COMPONENT-TYPE">/
BBW_SWC_Description/SwComponents/GlobalBrakeController_Information/
GlobalBrakeController</TYPE-TREF>
772 </SW-COMPONENT-PROTOTYPE>
773 <<SW-COMPONENT-PROTOTYPE>
774 <<SHORT-NAME>pLDM_Brake_FL</SHORT-NAME>
775 <<TYPE-TREF DEST="APPLICATION-SW-COMPONENT-TYPE">/
BBW_SWC_Description/SwComponents/BrakeActuatorLDM_Information/BrakeActuatorLDM<
/TYPE-TREF>
776 </SW-COMPONENT-PROTOTYPE>
777 <<SW-COMPONENT-PROTOTYPE>
778 <<SHORT-NAME>pLDM_Brake_FR</SHORT-NAME>
779 <<TYPE-TREF DEST="APPLICATION-SW-COMPONENT-TYPE">/
BBW_SWC_Description/SwComponents/BrakeActuatorLDM_Information/BrakeActuatorLDM<
/TYPE-TREF>
780 </SW-COMPONENT-PROTOTYPE>
781 <<SW-COMPONENT-PROTOTYPE>
782 <<SHORT-NAME>pLDM_Brake_RL</SHORT-NAME>
783 <<TYPE-TREF DEST="APPLICATION-SW-COMPONENT-TYPE">/
BBW_SWC_Description/SwComponents/BrakeActuatorLDM_Information/BrakeActuatorLDM<
/TYPE-TREF>
784 </SW-COMPONENT-PROTOTYPE>
785 <<SW-COMPONENT-PROTOTYPE>
786 <<SHORT-NAME>pLDM_Brake_RR</SHORT-NAME>
787 <<TYPE-TREF DEST="APPLICATION-SW-COMPONENT-TYPE">/
BBW_SWC_Description/SwComponents/BrakeActuatorLDM_Information/BrakeActuatorLDM<
/TYPE-TREF>
788 </SW-COMPONENT-PROTOTYPE>
789 </COMPONENTS>
```

```

790     </COMPOSITION-SW-COMPONENT-TYPE>
791     </ELEMENTS>
792     </AR-PACKAGE>
793     </AR-PACKAGES>
794     </AR-PACKAGE>
795 </AR-PACKAGES>
796 <AR-PACKAGE UUID="1730698a-4ed2-4ab4-bb7d-dfdafdbd72ad">
797     <SHORT-NAME>AUTOSAR_Project</SHORT-NAME>
798     <AR-PACKAGES>
799         <AR-PACKAGE UUID="43d54b22-1b52-49a6-b3a1-dd9c75d52f7f">
800             <SHORT-NAME>BaseTypes</SHORT-NAME>
801             <CATEGORY>STANDARD</CATEGORY>
802             <ELEMENTS>
803                 <SW-BASE-TYPE UUID="c6a5ae11-6097-4e64-8ced-71efc1e94d2d">
804                     <SHORT-NAME>Base_16.0 bit</SHORT-NAME>
805                     <CATEGORY>FIXED_LENGTH</CATEGORY>
806                     <BASE-TYPE-SIZE>16</BASE-TYPE-SIZE>
807                     <BASE-TYPE-ENCODING xsi:nil="true" />
808                     <MEM-ALIGNMENT>0</MEM-ALIGNMENT>
809                     <BYTE-ORDER>MOST-SIGNIFICANT-BYTE-LAST</BYTE-ORDER>
810                     <NATIVE-DECLARATION xsi:nil="true" />
811                 </SW-BASE-TYPE>
812                 <SW-BASE-TYPE UUID="9aa2944d-cac5-4a7f-8809-6584000192a8">
813                     <SHORT-NAME>Base_8.0 bit</SHORT-NAME>
814                     <CATEGORY>FIXED_LENGTH</CATEGORY>
815                     <BASE-TYPE-SIZE>8</BASE-TYPE-SIZE>
816                     <BASE-TYPE-ENCODING xsi:nil="true" />
817                     <MEM-ALIGNMENT>0</MEM-ALIGNMENT>
818                     <BYTE-ORDER>MOST-SIGNIFICANT-BYTE-LAST</BYTE-ORDER>
819                     <NATIVE-DECLARATION xsi:nil="true" />
820                 </SW-BASE-TYPE>
821             </ELEMENTS>
822         </AR-PACKAGE>
823         <AR-PACKAGE UUID="95f01a97-98dc-4628-a135-88b77aa79072">
824             <SHORT-NAME>CompuMethods</SHORT-NAME>
825             <CATEGORY>STANDARD</CATEGORY>
826         </AR-PACKAGE>
827         <AR-PACKAGE UUID="4470200c-00c0-42b2-8065-7453a59ae345">
828             <SHORT-NAME>Constraints</SHORT-NAME>
829             <ELEMENTS>
830                 <SWC-TIMING UUID="44de6e2c-1f99-4464-a9df-976a4253c137">
831                     <SHORT-NAME>TimingConstraints</SHORT-NAME>
832                     <TIMING-REQUIREMENTS>
833                         <EXECUTION-TIME-CONSTRAINT UUID="69dc11c3-f8eb-4396-a3b5-6af3678bb201
834                         " >
835                             <SHORT-NAME>GrossUpper</SHORT-NAME>
836                         </EXECUTION-TIME-CONSTRAINT>
837                     </TIMING-REQUIREMENTS>
838                 </SWC-TIMING>
839             </ELEMENTS>
840         </AR-PACKAGE>
841     </AR-PACKAGES>
842 </AUTOSAR>

```