FPGA-Based Demonstrator for Real-Time Evaluation of a Fiber-Optic Communication System
Ladda ner
Typ
Examensarbete för masterexamen
Master Thesis
Master Thesis
Program
Embedded electronic system design (MPEES), MSc
Publicerad
2017
Författare
Åkerlund, Fredrik
Modellbyggare
Tidskriftstitel
ISSN
Volymtitel
Utgivare
Sammanfattning
When the speed of serial transmission of data increases, it is important that the biterror rate does not increase correspondingly. One way to maintain a low bit error rate is to use forward-error correcting codes for finding and correcting erroneous bits. This Master’s Thesis describes the development of an FPGA system that acts as the physical layer in a fiber-optic communication system with bit-error correcting circuits using Bose–Chaudhuri–Hocquenghem codes. The FPGA transceiver system will allow for further research on, e.g., what level of error correction is suitable for physical coding sublayers. Nine transceiver systems were developed in this thesis, with different error-finding and correcting Bose–Chaudhuri–Hocquenghem circuits. This report describes how the support logic needed was designed and how the hardware peripherals of the FPGA were enabled. The status of a running system is monitored in real-time from a program running on a PC, e.g., the current measured bit-error rate and the attenuation of the fiber-optic channel. The real-time program was used with the systems in a simple experiment to show how the error correction worked when the fiber-optic signal was attenuated.
Beskrivning
Ämne/nyckelord
Informations- och kommunikationsteknik , Data- och informationsvetenskap , Information & Communication Technology , Computer and Information Science