Data Prefetcher Based on a Temporal Convolutional Network
| dc.contributor.author | LARSSON, MATTIAS | |
| dc.contributor.department | Chalmers tekniska högskola / Institutionen för data och informationsteknik | sv |
| dc.contributor.department | Chalmers University of Technology / Department of Computer Science and Engineering | en |
| dc.contributor.examiner | Pericas, Miquel | |
| dc.contributor.supervisor | Petersen Moura Trancoso, Pedro | |
| dc.date.accessioned | 2022-12-02T10:28:09Z | |
| dc.date.available | 2022-12-02T10:28:09Z | |
| dc.date.issued | 2022 | |
| dc.date.submitted | 2022 | |
| dc.description.abstract | Cache memory serves a crucial role in alleviating the difference in speed between the computer’s processor and main memory, which has become a growing problem over the years. However, the cache can only hide the whole memory access latency if the requested data is present in it, and only parts of it if the data is already on its way. For this reason, the technique called data prefetching has proven to be an effective way of increasing performance. This technique entails predicting which memory addresses will be accessed in the future and bringing the corresponding data to the cache ahead of time. This thesis explores the design of a data prefetcher based on a Temporal Convolutional Network (TCN), focusing on low storage overhead to make its corresponding implementation size realistic for hardware implementation. In performance simulation tests performed on 15 memory-intensive benchmarks, the TCN prefetcher achieved an average speedup of 30.5 % over a no prefetching baseline, while adding only 14.4 KB of storage overhead. The result shows that the TCN architecture can be a contender for future ML-based prefetchers and that it might work as a good substitute for larger multilayer perceptron (MLP) models. However, the results also suggest that the trade-offs necessary for practical implementation size of a neural network prefetcher make it challenging to advance the average performance beyond rule-based offset prefetchers. | |
| dc.identifier.coursecode | DATX05 | |
| dc.identifier.uri | https://odr.chalmers.se/handle/20.500.12380/305866 | |
| dc.language.iso | eng | |
| dc.setspec.uppsok | Technology | |
| dc.subject | data prefetching | |
| dc.subject | TCN | |
| dc.subject | cache memory | |
| dc.subject | machine learning | |
| dc.subject | computer architecture | |
| dc.title | Data Prefetcher Based on a Temporal Convolutional Network | |
| dc.type.degree | Examensarbete för masterexamen | sv |
| dc.type.degree | Master's Thesis | en |
| dc.type.uppsok | H | |
| local.programme | High-performance computer systems (MPHPC), MSc |