Assessing RISC-V Vector Extension for Machine Learning

dc.contributor.authorHellström, Johan
dc.contributor.authorGhamlouch, Marwan
dc.contributor.departmentChalmers tekniska högskola / Institutionen för data och informationstekniksv
dc.contributor.departmentChalmers University of Technology / Department of Computer Science and Engineeringen
dc.contributor.examinerPeterson, Lena
dc.contributor.supervisorLarsson-Edefors, Per
dc.date.accessioned2023-12-20T12:09:24Z
dc.date.available2023-12-20T12:09:24Z
dc.date.issued2023
dc.date.submitted2023
dc.description.abstractThis report presents a partial design and implementation of a soft RISC-V vector extension on a field-programmable gate array (FPGA) based on the most recent and ratified specification (v1.0), with the aim to investigate the suitability of RISC-V vector processor extensions for machine learning applications. The results were obtained by creating a matrix multiplication benchmarking program compiled in GCC and modifying configurations that altered the behavior of the designed prototype. The configurations that could be altered were vector length and whether or not forwarding from the execute stage was enabled. We also implemented our design in a synthesis tool (Vivado) in order to estimate resource usage, power consumption and timing. From our prototype we were able to find that we could, for our benchmarking program, improve the performance by up to 5.4 relative to a scalar RISC-V processor, but at the cost of a notable resource usage and power increase. In conclusion, we believe that vector extension is suitable for machine learning applications because of the achievable performance increase, however the design should be heavily optimized to reduce the resource utilization to capitalize on this.
dc.identifier.coursecodeDATX05
dc.identifier.urihttp://hdl.handle.net/20.500.12380/307449
dc.language.isoeng
dc.setspec.uppsokTechnology
dc.subjectRISC-V
dc.subjectISA
dc.subjectISA extension
dc.subjectvector
dc.subjectprocessor
dc.subjectmachine learning
dc.titleAssessing RISC-V Vector Extension for Machine Learning
dc.type.degreeExamensarbete för masterexamensv
dc.type.degreeMaster's Thesisen
dc.type.uppsokH
local.programmeEmbedded electronic system design (MPEES), MSc

Ladda ner

Original bundle

Visar 1 - 1 av 1
Hämtar...
Bild (thumbnail)
Namn:
CSE 23-102 JH MG.pdf
Storlek:
1.92 MB
Format:
Adobe Portable Document Format

License bundle

Visar 1 - 1 av 1
Hämtar...
Bild (thumbnail)
Namn:
license.txt
Storlek:
2.35 KB
Format:
Item-specific license agreed upon to submission
Beskrivning: