Instruction Decoder design for the FlexCore Processor

Examensarbete för masterexamen

Please use this identifier to cite or link to this item:
Download file(s):
There are no files associated with this item.
Bibliographical item details
Type: Examensarbete för masterexamen
Master Thesis
Title: Instruction Decoder design for the FlexCore Processor
Abstract: The goal of this project is to design an instruction decoder for the FlexCore processor based on an instruction compression scheme that would be used in implementing the instruction decoder circuitry. The instruction decoder is implemented using VHDL and an optimal compression scheme considering the FlexCore processor requirements. Later the VHDL description of the instruction decoder was synthesized using Cadence RTL compiler to study the impact of instruction decoder on the FlexCore processor performance in terms of timing, area and power requirements. The report also gives an analysis of various parameters of the compression scheme that would have an impact on the overall performance of the instruction decoder and eventually the FlexCore.
Keywords: Informations- och kommunikationsteknik;Grundläggande vetenskaper;Innovation och entreprenörskap (nyttiggörande);Datorteknik;Information & Communication Technology;Basic Sciences;Innovation & Entrepreneurship;Computer Engineering
Issue Date: 2010
Publisher: Chalmers tekniska högskola / Institutionen för data- och informationsteknik (Chalmers)
Chalmers University of Technology / Department of Computer Science and Engineering (Chalmers)
Collection:Examensarbeten för masterexamen // Master Theses

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.