Dynamic fault generator for simulating gracefully degradable components

Examensarbete för masterexamen

Please use this identifier to cite or link to this item: https://hdl.handle.net/20.500.12380/244979
Download file(s):
File Description SizeFormat 
244979.pdfFulltext7.05 MBAdobe PDFView/Open
Full metadata record
DC FieldValueLanguage
dc.contributor.authorAkiki, Tony
dc.contributor.departmentChalmers tekniska högskola / Institutionen för data- och informationsteknik (Chalmers)sv
dc.contributor.departmentChalmers University of Technology / Department of Computer Science and Engineering (Chalmers)en
dc.date.accessioned2019-07-03T14:23:25Z-
dc.date.available2019-07-03T14:23:25Z-
dc.date.issued2016
dc.identifier.urihttps://hdl.handle.net/20.500.12380/244979-
dc.description.abstractTransistors dimensions are scaling down according to Moore’s Law making integrated circuits much prone to failures. To help study the reliability of such complex systems, the aim of this thesis is to develop a high-level tool that inject faults dynamically on a gracefully degradable adaptive system during its lifetime. Our developed tool operates in closed-loop with the rest of the experimental setup, receiving feedback parameters that have an influence on the prediction routine, such as the components’ utilization rates. Additionally, the tool is able to consider transistor wearout effects in the fault prediction routine, such as Negative Bias Temperature Instability (NBTI). Furthermore, we were able to examine different degradable aspects of complex systems using different fault scenarios. For instance we studied the capacity degradation over time of the 3-D stacked DRAM Hybrid Memory Cube (HMC) and found that the remaining memory capacity after 10 years is around 86% considering normal failure rates and around 77% considering pessimistic failure rates. We also studied the degradation of a reconfigurable processor array in terms of number of operating processors over time for array sizes 8-by-7 and 4-by-8, and determined the best array size given the failure rate and expected mission time.
dc.language.isoeng
dc.setspec.uppsokTechnology
dc.subjectInformations- och kommunikationsteknik
dc.subjectData- och informationsvetenskap
dc.subjectInformation & Communication Technology
dc.subjectComputer and Information Science
dc.titleDynamic fault generator for simulating gracefully degradable components
dc.type.degreeExamensarbete för masterexamensv
dc.type.degreeMaster Thesisen
dc.type.uppsokH
Collection:Examensarbeten för masterexamen // Master Theses



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.