Linking event-based simulations in process simulate with Supremica to perform formal verification sequences of operations at VCC
Loading...
Date
Authors
Type
Examensarbete för masterexamen
Master Thesis
Master Thesis
Programme
Model builders
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
Description
Keywords
Elektroteknik och elektronik, Electrical Engineering, Electronic Engineering, Information Engineering