Coded pilot synchronization in wide band sub-THz communication systems
| dc.contributor.author | Vijayasri Kristaparapu | |
| dc.contributor.department | Chalmers tekniska högskola / Institutionen för mikroteknologi och nanovetenskap (MC2) | sv |
| dc.contributor.department | Chalmers University of Technology / Department of Microtechnology and Nanoscience (MC2) | en |
| dc.contributor.examiner | Larsson-Edefors, Per | |
| dc.contributor.supervisor | Svensson, Lars | |
| dc.date.accessioned | 2026-06-26T13:10:58Z | |
| dc.date.issued | 2026 | |
| dc.date.submitted | ||
| dc.description.abstract | Future wireless communication systems operating in the sub-terahertz (sub-THz) frequency range (100–300 GHz) offer extremely large bandwidths, enabling ultra high data rates for next-generation applications such as wireless backhaul, chip-to chip communication, and sensing. However, carrier synchronization (CS) in such systems remains a major challenge due to large carrier frequency offsets (CFO), se vere phase noise, and the impracticality of using ultra-high-speed analog-to-digital converters (ADCs) for wideband signal processing. This thesis proposes a low cost analog-digital hybrid synchronization method us ing a low-power pseudo-noise (PN) coded pilot that can be detected even at very low power levels using matched filtering. A PN-coded pilot is embedded within the transmitted signal (a single wideband signal) at power levels up to 30-50 dB below the data signal. At the receiver, the pilot is extracted using a narrowband filter and processed with a PN-based matched filter to achieve significant processing gain, enabling reliable detection using low-speed ADCs. A hybrid analog–digital phase-locked loop (PLL) architecture is proposed, where carrier frequency and phase estimates obtained from PN correlation are used to control the local oscillator. The system is first validated through MATLAB sim ulations under realistic impairments, including large CFO and strong phase noise. Results demonstrate successful carrier recovery and reliable detection of pilot sig nals buried down to 30 dB below the data signal. The proposed approach is further implemented on an FPGA platform to evaluate real-time performance and hardware feasibility. The results show that PN-coded pilot synchronization is a promising solution for en abling practical, low-complexity carrier recovery in ultra-wideband sub-THz systems without requiring high-speed data converters. | |
| dc.identifier.uri | https://hdl.handle.net/20.500.12380/311577 | |
| dc.language.iso | eng | |
| dc.setspec.uppsok | PhysicsChemistryMaths | |
| dc.subject | fixed-point arithmetic, VHDL design, DPLL, NCO, signal processing, wireless communication systems | |
| dc.title | Coded pilot synchronization in wide band sub-THz communication systems | |
| dc.type.degree | Examensarbete för masterexamen | sv |
| dc.type.degree | Master's Thesis | en |
| dc.type.uppsok | H | |
| local.programme | Embedded electronic system design (MPEES), MSc |
