Optimized Pulse Pattern Control Strategy Investigation on Signal Level Hardware in the Loop

Abstract

Abstract Electric vehicles (EVs) are gaining popularity worldwide due to their low cost of use and sustainability. Key components of the EV drivetrain include an inverter and a permanent magnet synchronous machine (PMSM). To better improve their efficiency, optimized pulse pattern (OPP) can be used. However, simulating OPP together with the inverter and motor takes a lot of time because of high computational complexity. This thesis project utilizes a hardware in the loop (HiL) platform to accelerate the simulation. The PMSM and inverter models are running on a fieldprogrammable gate array (FPGA) separately from the controller model to ensure a high sampling rate while the whole system is still running in real time. Then OPP is evaluated with this platform in comparison with the conventional space vector pulse width modulation (SVPWM). The result shows a significant advantage of OPP in reducing inverter switching losses. Finally, the limitation and operating range of the OPP is also discussed in this thesis report.