Evaluation of IGBT gate parasitics by means of a PEEC based tool

Abstract

In this thesis work, as a part of SEMikado project, a modeling platform is developed in BusBar Tool for studying the IGBT StakPak gate prints to be used in HVDC Light and SVC Light applications. Parasitic elements of two IGBT StakPak gate print designs have been extracted and the effects of several parameters including emitter plate, couplings and skin effect have been modeled and analyzed. SPICE models obtained from BusBar Tool simulations have been imported into PSpice and have been put into the desired test circuit in each simulation scenario to evaluate the IGBT positions. A PSpice circuital schematics test circuit has been built for studying the separated gate print which provides a better overview on parasitic elements. Two gate print designs have been compared through several simulation scenarios, regarding their parasitic elements, hence maximum voltage overshoots and time delays.